Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1816 Entries)
Open SystemC Initiative Spearheads Definition of Standards for Interoperable Instrumentation of Models  Featured

February 25, 2009 -- The Open SystemC Initiative (OSCI) has announced the formation of the Configuration, Control and Inspection (CCI) Working Group. The CCI group has been formed to define standard SystemC interfaces for interoperable in ... read more

Teklatech’s FloorDirector Tool Compatible with Sigrity’s XcitePI Power-Integrity Simulation Flow 

February 25, 2009 -- Sigrity, Inc. and Teklatech announced today that Teklatech’s FloorDirector software has been proven compatible with Sigrity’s chip-level power-integrity simulation flow. Based on a multi-processor SOC design, S ... read more

Low-Power Verification Methodology Manual Now Available  Featured

February 24, 2009 -- Synopsys, Inc. has announced the availability of the Verification Methodology Manual for Low Power (VMM-LP), the culmination of a collaborative effort between nd Synopsys to document a proven methodology for the compr ... read more

Agilent Technologies Announces High-Frequency/ High-Speed EDA Release for IC, Package and Board Co-Design 

February 24, 2009 -- Agilent Technologies, Inc. has announced the 2009 release of Advanced Design System (ADS) for high-frequency/ high-speed co-design of chips, packages and boards. The ADS release helps designers work with a single EDA ... read more

MIPS Technologies Joins the Linux Foundation 

February 23, 2009 -- The Linux Foundation (LF), the nonprofit organization dedicated to accelerating the growth of Linux, today announced that MIPS Technologies, Inc. has become a member of the Foundation. By joining the Linux Foundation, ... read more

ARM Launches Its Smallest, Lowest Power, Most Energy-Efficient Processor  Featured

February 23, 2009 -- ARM has announced the ARM Cortex-M0 processor, the smallest, lowest power and most energy-efficient ARM processor available. The exceptional low power, small gate count and code footprint of the processor enables MCU ... read more

SpringSoft to Acquire Certess 

February 23, 2009 -- SpringSoft, Inc. has signed a definitive agreement to acquire all the outstanding shares of Certess, Inc., creators of the Certitude Functional Qualification product. Pending customary shareholder and regulator ... read more

Jasper Introduces Design Activation Services to Promote IP and Design Reuse 

February 23, 2009 -- Jasper Design Automation has announced its Design Activation Services to help both design houses and commercial IP vendors reap the benefits of design and IP reuse, amortizing research and development costs over multi ... read more

Epson’s Semiconductor Division Extends Deployment of SpringSoft Automated Debug System 

February 23, 2009 -- SpringSoft, Inc. today announced that Seiko Epson Corp. has extended the terms of its volume purchase agreement for the SpringSoft Verdi Automated Debug System. The multi-year extension solidifies the deployment of Sp ... read more

Cadence Extends the Open Verification Methodology to Include SystemC and e Language Support 

February 23, 2009 -- Cadence Design Systems, Inc. has released open source libraries for e and SystemC languages to support the Open Verification Methodology (OVM). Cadence has contributed these libraries, with accompanying usage examples ... read more

Lattice Accelerates Development Time with New Reference Designs Optimized for MachXO PLD Family 

February 23, 2009 -- Lattice Semiconductor Corp. has announced the immediate availability of fifteen new reference designs and a new $59 development kit referred to as the MachXO Mini Development Kit, which are ideal for prototyping high ... read more

Lattice Announces ispLEVER 7.2 Service Pack 1 FPGA Design Tool Suite 

February 23, 2009 -- Lattice Semiconductor Corp. has announced the immediate availability of Service Pack 1 for Version 7.2 of its ispLEVER FPGA design tool suite. The release adds support for the new LatticeECP3 FPGA family, also announc ... read more

Lattice Announces New Mixed-Signal Design Software Tool Suite 

February 23, 2009 -- Lattice Semiconductor Corp. today announced Version 5.0 of its PAC-Designer mixed-signal design tool suite with new device support and improved quality of results. The PAC-Designer 5.0 software now supports the new is ... read more

Lattice Announces Ultra-Low Phase Noise, Zero-Delay Buffer Clock Family 

February 23, 2009 -- Lattice Semiconductor Corp. has announced its ispClock5400D family of differential clock distribution ICs, featuring the CleanClock ultra-low phase noise PLL. The ispClock5400D family contains the six-output ispClock5 ... read more

Lattice Launches Low-Power, High-Value FPGA Devices 

February 23, 2009 -- Lattice Semiconductor Corp. today announced its third-generation high-value FPGAs, the mid-range 65-nm LatticeECP3 family, which, the company says, offers the industry's lowest power consumption and price of any SerDe ... read more

Moortec Offers Total ASIC Solution 

February 23, 2009 -- Moortec, Ltd. has enhanced its custom chip offering through partnership and now provides a total ASIC solution to industry. In addition to IC design, layout and verification, Moortec can also manage test solution deve ... read more

Digital Core Design joins Actel's CompanionCore Partners Program 

March 23, 2009 -- Digital Core Design (DCD) has announced a partnership with Actel Corp. that will allow the companies to better serve designers' needs for intellectual property (IP) implemented on Actel's programmable logic devices (FPG ... read more

Cadence Incisive Verification IP Portfolio Delivers "All-in-One" Flexibility for SOC Developers 

February 23, 2009 -- Cadence Design Systems, Inc. has announced availability of a new single-license model that grants verification teams access to the extensive Cadence Incisive Verification IP (VIP) Portfolio. The single-license model p ... read more

Innovative Logic Announces USB3.0 Device Controller IP 

February 20, 2009 -- Innovative Logic, Inc., has announced the first release of its USB 3.0 Device Controller IP. IInnovative's USB3.0 IP offering includes implementation IP as well as verification IP by making use of industry-standard la ... read more

On2 Technologies Licenses Video Codecs to Shanghai Info 

February 20, 2009 -- On2 Technologies, Inc. has licensed the Hantro 8190 hardware video decoder, 7280 hardware video encoder, and On2 VP6 software video decoder to Shanghai Info, a subsidiary of Shuoying Digital Science & Technology (Chi ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  6.625