Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1816 Entries)
PLX Technology Completes First Design on Advanced 40-nm Process Technology 

November 2, 2009 -- PLX Technology, Inc. has finished a new design on 40-nm process technology at Taiwan TSMC (Semiconductor Manufacturing Company). This major achievement creates new opportunities for designers looking to reap the benefi ... read more

MoSys Announces Availability of 40-nm PCI Express 2.0 PHY 

November 2, 2009-- MoSys, Inc. today announced the availability of its PCI Express 2.0 PHY. MoSys' PHY complies with the PIPE 2.0 specification and provides the physical layer (PHY) interface that connects to industry standard PCI Express ... read more

Microtronix Introduces Video-over-IP Add-on Kit for Altera and Microtronix FPGA Development Boards 

November 2, 2009 -- Microtronix, a producer of video imaging and intellectual property (IP) development solutions, has announced the release of its new Video-over-IP add-on kit for Altera and Microtronix Cyclone III and Stratix III FPGA D ... read more

Synopsys Extends DFTMAX Compression to Reduce the Cost of Pin-Limited Test 

November 2, 2009 -- Synopsys, Inc. today announced a new capability in DFTMAX compression that significantly reduces the cost of test for designs and methodologies that mandate very few test pins. Extending Synopsys' patented adaptive sca ... read more

Global Unichip Announces Mass Production of ARM7-Based GP5080 Solid State Disk SOC Solution 

November 2, 2009 -- Global Unichip Corp. (GUC) today announced the mass-production of its ARM7-based GP5080 series Solid Sate Disk (SSD) SOC platform solution, targeting the storage application for the market of Netbook/Smartbook, thin-NB ... read more

CSR Partners with Ralink to Drive Adoption of Bluetooth v3.0 + HS and 802.11n in PCs and Netbooks 

October 29, 2009 -- CSR plc has partnered with Ralink Technology Corp. to enable a new Bluetooth/ 802.11n PCI Express (PCIe) design. The design utilizes CSR's PC BlueCore, that supports the new Bluetooth v3.0 + High Speed (HS) prot ... read more

Ultra Communications Delivers Radiation-Hardened Fiber Optic Transceivers Using Simucad's PDKs and EDA Tools 

October 30, 2009 -- Ultra Communications, a leader in the development of high performance fiber optic transceivers for harsh environments, announced today the successful release of radiation-hardened integrated circuits for next-generation fiber ... read more

Juniper Chooses Synopsys as Its Primary EDA Partner 

October 30, 2009 -- Synopsys, Inc. today announced that Juniper Networks has signed a multi-year business agreement establishing Synopsys as its primary EDA partner. Under the new agreement, Juniper will use Synopsys' Galaxy Implementatio ... read more

MediaTek Adopts Carbon Design's System-Level Modeling Tools 

October 30, 2009 -- MediaTek, Inc., a fabless semiconductor company for wireless communications and digital media solutions, and Carbon Design Systems, Inc., the leading supplier of system level modeling and validation tools for sy ... read more

Sital Announces Release of Mil-Std-1553 IP Core with PCI Interface 

October 30, 2009 -- Sital Technology, Ltd. is expanding its IP products base with the release of the new Mil-Std-1553 IP Core with the addition of PCI interface. This new core can connect directly to a PCI bus, relieving the user from ... read more

CSR and TSMC Collaboration Reaches New Milestones 

October 30, 2009 -- CSR plc today announced that it has shipped more than 1.5 billion units and processed more than one million wafers from foundry partner . CSR also announced that it is collaborating with TSMC on a leading edge 40-nm lo ... read more

VarioTAP In-System Emulation Technology Now Supports Freescale PowerQUICC III Processors 

October 30, 2009 -- GOEPEL electronic GmbH announced the development of a special model library for Freescale processor types MPC85xx to support the VarioTAP emulation technology. The libraries are structured modularly as intelligent IP a ... read more

Avnet ASIC Israel Achieves Highest Level of Accreditation as Certified Design Center for MIPS Technologies  

October 28, 2009 -- MIPS Technologies, Inc. today announced that Avnet ASIC Israel (AAI), an ASIC and COT design, backend, and turnkey manufacturing services provider, has successfully obtained the highest level of accreditation as a cert ... read more

Silicon Labs Introduces High-Performance Touch-Sense Microcontrollers 

October 28, 2009 -- Silicon Laboratories, Inc. has entered the human interface market with the introduction of the QuickSense portfolio, featuring the new C8051F800 microcontroller (MCU) family offering fast capacitive touch sense capabil ... read more

Tiempo Chooses Verific Design Automation's SystemVerilog Front-End 

October 28, 2009 -- Tiempo, a provider of ultra-low-power asynchronous intellectual property (IP) for embedded applications, has chosen Verific Design Automation, Inc. to provide the front-end for its software products.

Tiemp ... read more

Synopsys Unveils 30% Smaller Area, Low-Power USB 2.0 PHY IP for 28-nm Processes 

October 29, 2009 -- Synopsys, Inc. has added the new DesignWare USB 2.0 picoPHY IP to its USB 2.0 PHY IP product line that has been successfully deployed in more than 300 customer designs, and in more than 50 different process technologie ... read more

SMIC and Cadence Announce Availability of 65-nm Low-Power Reference Flow 4.0 

October 29, 2009 -- Cadence Design Systems, Inc. today announced that it has delivered a comprehensive low-power design flow for engineers targeting the 65-nm process at the Semiconductor Manufacturing International Corp. (SMIC). Based on ... read more

NVIDIA Adopts Synopsys Yield Explorer to Reduce Time-to-Volume 

October 28, 2009 -- Synopsys, Inc. today announced that NVIDIA Corp. has adopted Synopsys' Yield Explorer solution for yield analysis and yield ramp. NVIDIA selected Yield Explorer because of its ability to coherently combine and c ... read more

Mitsubishi Electric Selects eASIC for Display Wall Cubes 

October 28, 2009 -- eASIC Corp. today announced that Corporation (Kyoto Works), a leading global manufacturer of display wall systems, has selected eASIC's Nextreme New ASICs for its Seventy Series Display Wall Cube Systems. Mitsubishi E ... read more

Arasan and Cadence Collaborate to Extend Verification Best Practices 

October 29, 2009 -- Arasan Chip Systems, Inc. is collaborating with Cadence Design Systems, Inc. to deliver functional verification best practices. Under the collaboration agreement, Cadence will engineer Arasan's MIPI design IP ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.15625