Page loading . . .

  
 Category: News: News Archive 2009: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
National Semiconductor Introduces 65-MHz, 24-Bit Color SerDes Family for Infotainment Displays 

September 28, 2009 -- National Semiconductor Corp. has introduced serializer and deserializer (SerDes) chipsets capable of driving high-resolution, 24-bit color flat-panel displays with a 65-MHz clock. The two new additions to National’s ... read more

Pulsic Tools Deployed by Toshiba for Layout of Next-Generation Flash Memory 

September 28, 2009 -- Pulsic, Ltd. has announced that Toshiba Corp. will be extending its deployment of Pulsic tools and services in order to maximize efficiency and quality of results for the layout of its next-generation Flash Memory de ... read more

SMIC Chooses Kilopass Non-Volatile Memory for Its 65-nm and 45-nm CMOS Logic Processes 

September 28, 2009 -- Kilopass Technology, Inc. and the Semiconductor Manufacturing International Corp. (SMIC) today announced their embedded OTP partnership. Kilopass is the first embedded OTP NVM partner in SMIC's 65-nm and 45-nm ... read more

DVTel Launches Complete Line of IP Video Security Products Using TI’s comprehensive DM365 Reference Design 

September 28, 2009 -- DVTel, a provider of end-to-end IP physical security solutions, has announced a complete line of Internet Protocol (IP) cameras and encoders that were developed in just under six months with the TMS320DM365 IP camera refere ... read more

ASSET’s New Interposer Opens Test Access to Intel Xeon processors 5500 series and Core i7 processors 

September 28, 2009 -- With ASSET InterTech, Inc.’s new LGA1366 interposer, design, test and field repair engineers are able to access the debug port on the Intel Xeon Processor 5500 Series and Core i7 processors, which are based on Intel’ ... read more

Vitesse Adds to Family of 11.5-Gbps Crosspoint Switches 

September 28, 2009 -- Vitesse Semiconductor Corp. today unveiled another addition to its signal-integrity portfolio with the availability of the VSC3316, a new 16-port asynchronous crosspoint switch with enhanced FlexEQ signal-equalizatio ... read more

Sidense Secure Embedded OTP Enables Encrypted USB Drive 

September 24, 2009 -- Sidense Corp. today announced that Faraday Technology Corp. selected Sidense’s 1T-Fuse single-transistor bit cell, one-time programmable (OTP) macros for use in a USB secure drive application. The 16-kbit Sid ... read more

Arrow Electronics and Altera Make Soft-Core Processors Available on BeMicro Evaluation Boards 

September 22, 2009 -- Arrow Electronics, Inc. today announced its BeMicro evaluation board, a new low-cost and convenient way to demonstrate the use of soft-core processors in embedded, FPGA-based designs. The evaluation board was jointly ... read more

Evatronix Introduces Fast SD/ SDIO/ MMC Host Controller 

September 23, 2009 -- Evatronix SA today announced that its SDIO-HOST controller has been updated to meet the latest specifications and now supports SD 3.0, SDIO 2.0 and MMC/ eMMC 4.4 standards. These specifications allow support of SDXC ... read more

SMIC Selects Virage Logic’s AEON Embedded Multi-Time Programmable (MTP) Non-Volatile Memory for RFID Applications 

September 23, 2009 -- Virage Logic Corp. and SMIC today announced a radio-frequency identification (RFID) optimized version of Virage Logic’s AEON MTP NVM solution. The RFID-optimized NVM solution, ideal for use in passive tags, is ... read more

QuickLogic CSSPs Lower Power Consumption in Intel Atom-Based Netbook and MID Designs 

September 22, 2009 -- QuickLogic Corp. has revealed a fully-operational Customer Specific Standard Product (CSSP) that leverages the power-saving benefits of the Visual Enhancement Engine (VEE) technology for an MID design based on the In ... read more

On2 Technologies Licenses VP6 Video Decoder Technology to videantis 

September 22, 2009 -- On2 Technologies, Inc. announced today that videantis GmbH has licensed its VP6 video decoder source code for implementation in the videantis v-MPx programmable processor platform.

With its optimized pro ... read more

ON Semiconductor Expands PureEdge Family of Single- and Dual-Frequency Crystal Oscillator Modules with LVDS Interface 

September 22, 2009 -- ON Semiconductor has expanded its PureEdge family of high-accuracy crystal oscillator (XO) clock modules. The new high-precision devices provide total frequency stability of ±50ppm and will meet clock generation requ ... read more

LSI Introduces 40-nm Serial PHY for Notebook, Desktop and Enterprise Hard Disk Drives 

September 23, 2009 -- LSI Corp. today announced that it has begun shipping samples of the first 40-nm multi-interface physical layer (PHY) IP designed for notebook, desktop and enterprise hard disk drive (HDD) market segments.

The L ... read more

Altera's Stratix IV GX FPGAs Move to Volume Production 

September 23, 2009 -- Altera Corp. today announced it is shipping volume production of its 40-nm Stratix IV GX EP4SGX230 FPGAs. The Stratix IV device was the first 40-nm FPGA available when it began shipping at the end of 2008 and it cont ... read more

Imagination Announces PowerVR Insider SDK 2.5 

September 22, 2009 -- Imagination Technologies, Ltd. has released version 2.5 of its PowerVR Insider SDK (software development kit). The PowerVR Insider SDK is a development environment for the creation of OpenGL ES 2.0 as well as OpenGL ... read more

eMemory Launches Its Industrial Grade Embedded NVM for Power-Management Solution 

September 23, 2009 -- eMemory Technology, Inc. today announced its Neobit memory has reached higher temperature stability up to maximum 125°C for minimum 10 years data retention. The 125°C/10yrs Neobit is the first logic OTP memory solut ... read more

ARM Makes Multi-Chip Debug Affordable In End Products 

September 23, 2009 -- ARM has introduced multi-drop support into the ARM CoreSight Serial Wire Debug (SWD) solution, enabling simultaneous connection to multiple devices from a single debug host. This latest version of SWD with multi-dro ... read more

Linear Technology Adopts Broad Range of Cadence Mixed-Signal Design Technology 

September 22, 2009 -- Cadence Design Systems, Inc. today announced that Linear Technology Corp. has adopted a broad range of Cadence Design Systems technologies as an integrated design flow. The new flow is expected to provide improved an ... read more

Vivante's GPU Technology Selected by Cavium Networks 

September 22, 2009 -- Vivante Corp. today announced that Cavium Networks has selected Vivante's GPU technology to power rich graphical user interfaces (GUIs) in its ARM-based processor family. The Cavium Networks ARM-based processor famil ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.734375