Page loading . . .

  
 Category: News: News Archive 2009: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Cadence and Global Foundries Announce Broad, Multi-Year Technology Agreement 

August 31, 2009 -- Cadence Design Systems, Inc. and Global Foundries, Inc. today announced that the two companies have entered into a multi-year software and services agreement for advanced semiconductor design. As part of the agreement, ... read more

National Instruments Announces FPGA Capabilities for Distributed I/O 

August 31, 2009 -- National Instruments Corp. today announced new field-programmable gate array (FPGA) capabilities for the NI 9144 expansion chassis. By downloading the NI-Industrial Communications for EtherCAT 1.1 driver from the Nation ... read more

TI Applies Digital Power Management to Next-Generation Xilinx FPGA Designs 

August 31, 2009 -- Texas Instruments, Inc. (TI) today announced that Xilinx is using TI power-management technology to simplify power design in its new Virtex-6 ML605 field programmable gate array (FPGA) evaluation kit. TI's Fusion Digita ... read more

iWave Announces SDXC Card Host Controller Compatible with SD Physical Layer Specification V3.0 

August 31, 2009 -- iWave has announced the host controller for SDXC which is compatible with the SD Physical Layer specification V3.0. The core supports the 32-bit AHB Lite Host interface and is compatible with the standard register set f ... read more

Fujitsu Microelectronics and TSMC to Collaborate on 28-nm Process Technology 

August 27, 2009 -- Fujitsu Microelectronics, Ltd. and TSMC (Taiwan Semiconductor Manufacturing Company) have agreed to collaborate on 28-nm process technology targeted for foundry production of Fujitsu Microelectronics' 28-nm logic ... read more

HDL Design House Announces AT25DF161 VITAL Behavioral Model 

August 27, 2009 -- HDL Design House has announced the Atmel AT25DF161 VITAL behavioral model, 16-Mbit, Serial Flash Memory (SPI). The AT25DF161 is a serial interface flash memory device designed for use in a wide variety of high-volume co ... read more

Synfora Acquires Esterel Studio, Adds Control-Intensive IP Development Capabilities to Product Portfolio 

August 27, 2009Synfora, Inc. has purchased Esterel Studio, a tool suite developed by Esterel Technologies, Inc. Esterel Studio is based on the Esterel synchronous programming language in use for the design of control logic and b ... read more

Starter Kit from Microchip Simplifies Development of Low-Power USB Designs with Touch and Motion Sensing 

August 25, 2009 -- Microchip Technology, Inc. has announced the MPLAB Starter Kit for PIC18 Microcontrollers, which contains all of the components, documentation, schematics, debugging and programming capabilities needed to evaluate the h ... read more

ALi Joins MIPS Technologies' Early Access Program for Android on MIPS 

August 26, 2009 -- MIPS Technologies, Inc. today announced that Taiwan-based ALi Corp. has joined MIPS Technologies' Early Access Program for the Android platform on the MIPS architecture. The Early Access Program provides a set of ... read more

Arasan Chip Systems Adds MIPI HSI IP to Strategic Mobile Initiative Program 

August 26, 2009 -- Arasan Chip Systems, Inc.has announced the release of its MIPI High Speed Synchronous Interface (HSI) Controller IP and Software Stack. HSI is a full-duplex, low-latency protocol optimized for die-level interconnect bet ... read more

Tilera Adopts Broad Range of Cadence Solutions for Multicore Processor Design 

August 25, 2009 -- Cadence Design Systems, Inc. announced today that fabless semiconductor company Tilera Corp. has utilized the full range of Cadence design technologies to develop its highly scalable multicore embedded processors ... read more

Tata Elxsi's DSP Software Solutions Available for Tensilica's ConnX D2 DSP Engine 

August 26, 2009 -- Tensilica, Inc. has tested optimized C source code from Tata Elxsi, Ltd.'s extensive DSP (digital signal processing) software library and the existing code, including code optimized with industry standard C intr ... read more

Rapid Bridge Introduces LiquidCell Library to Bring Increased Flexibility to Chip Design at 40-nm Process Node 

August 26, 2009 -- Rapid Bridge announced today that its LiquidCell library is now available at the 40-nm process node. LiquidCell offers chip designers optimal performance, power, area, yield and flexibility to reduce cycle time. LiquidC ... read more

MIPS Technologies and Sigma Designs Bring Full HD Experience to Android Platform 

August 26, 2009 -- MIPS Technologies, Inc. and Sigma Designs, Inc. today announced they are bringing a full high-definition (HD) experience to the Android platform.

The companies are demonstrating an Android-based system disp ... read more

IDT Introduces New Family of Embedded Clocks 

August 24, 2009 -- Integrated Device Technology, Inc. (IDT) has announced its new family of embedded clocks. The new devices are ideal for embedded applications or any computing system that runs a real-time operating system, such as high- ... read more

PLX PCI Express Gen 2 Switches Support Access Control Service 

August 26, 2009 -- PLX Technology, Inc. today announced its entire ExpressLane PCIe Gen 2 switch family, ranging from 4 to 96 lanes, is fully compliant to support Access Control Service (ACS), which is required in PCIe switches in various ... read more

Altium Sponsors the WorldSkills Competition 2009  Featured

August 25, 2009 -- Altium, Ltd.s Designer product has been chosen as the electronics design solution for the WorldSkills Competition's electronics category. The WorldSkills Competition is an event held every two years that brings toge ... read more

Elliptic Curve Cryptoprocessor Core from Athena Sets New Standard for NIST P-Curve Performance 

August 24, 2009 -- The Athena Group, Inc. has announced an elliptic curve accelerator core that it claims is the fastest in the industry. With a small area footprint, starting at less than 200Kgates, the E5200 is both the highest performa ... read more

Chips&Media Licenses Sorenson Spark Video Decoder for Low-Power Mobile Video Playback 

August 26, 2009 -- Sorenson Media, Inc. today announced that Chips&Media, Inc. has licensed the Sorenson Spark Software Developers Kit (SDK) to include the Sorenson Spark video decoder in Chips&Media's optimized video IP. Chips&Med ... read more

Renesas Electronics Selects Synopsys Proteus OPC for 45-nm Node Production 

August 25, 2009 -- Synopsys, Inc. today announced that Renesas Electronics Corp. has adopted Synopsys Proteus OPC for 45-nm production. With the introduction of 45-nm and below technologies, the demand for optical proximity correction (OP ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.140625