Page loading . . .

  
 Category: News: News Archive 2009: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
SpringSoft Supports TSMC Interoperable Process Design Kit with Laker Custom Layout System 

July 27, 2009 -- SpringSoft, Inc. today announced that the Laker Custom Layout Automation System fully supports the industry’s first interoperable process design kit (iPDK) recently introduced by Taiwan Semiconductor Manufacturing Company ... read more

MediaTek Deploys CoWare Solutions to Improve Product Development Cycle 

July 27, 2009 -- CoWare, Inc. and MediaTek, Inc. have entered a multi-year, strategic relationship to deploy CoWare ESV solutions in MediaTek. The adoption allows MediaTek to expand its competitive market position through better tr ... read more

Kilopass Lowers Manufacturing Cost with ROM Conversion Option 

July 27, 2009 -- Kilopass Technology, Inc. announced today that it is providing a read only memory (ROM) conversion option for its one-time programmable memory (OTP) product lines.

The major tradeoff designers make between using an ... read more

LG Electronics Adopts Cadence Conformal Technology 

July 27, 2009 -- Cadence Design Systems, Inc. today announced that LG Electronics has adopted the full line of Cadence products to improve engineering management and speed time-to-market. Products adopted include Conformal ECO Designer te ... read more

Magillem Releases Verification Solution to Complement Its Existing Suite of Tools 

July 27 2009 -- Magillem has announced the availability of Magillem Verification Solution (MVS).

The Magillem Platform Assembly provides an intuitive graphical interface to design and configure the verification platform that will st ... read more

Magma's Talus Included in TSMC Reference Flow 10.0 Targeting 28-nm Process Technology 

July 27, 2009 -- Magma Design Automation, Inc. announced that the Talus IC implementation system has been included in TSMC Reference Flow 10.0.

"TSMC 28-nm processes offer the promise of billion-gate ICs, but also bring the challen ... read more

Synopsys Introduces Galaxy 2009 with 2X Faster Throughput  Featured

July 28, 2009 -- Synopsys, Inc. today introduced the latest release of its Galaxy Implementation Platform delivering 2X faster design implementation and signoff throughput with new multicore performance and multi-corner/ multi-mode (MCMM) ... read more

NXP Semiconductors Adopts Target's IP Programmer Tool-Suite for Next-Generation Automotive RISC Processor 

July 27, 2009 -- Target Compiler Technologies NV announced that NXP Semiconductors has adopted Target’s IP Programmer tool suite as the software development kit (SDK) for NXP’s next-generation 16-bit ultra-low-power RISC processor, the MR ... read more

VarioTAP In-System Emulation Technology Supports Latest Infineon XC16x Processors 

July 28, 2009 -- Goepel Electronic GmbH has developed a dedicated VarioTAP model library for the Infineon XC16x processor family. XC16x users can now implement test strategies as a mix of functional emulation tests, boundary scan and high ... read more

Agnisys Announces Tool for Verification Management and Requirement Tracking 

July 28, 2009 -- Agnisys Technology Pvt., Ltd. announced IVerifySpec, a tool that ensures closure for verification planning and execution. Using this tool and associated methodology, design/ verification engineers and managers have a comp ... read more

Evatronix and Soft Mixed Signal Announce USB 2.0 Solution 

July 27, 2009 -- Evatronix SA and Soft Mixed Signal Corp. have announced the availability of the complete USB 2.0 solution that integrates the USB 2.0 Controller IP from Evatronix and the USB 2.0 PHY IP from Soft Mixed Signal. < ... read more

Cadence Delivers 28-Nanometer Design Capabilities to TSMC Reference Flow 10.0 

July 27, 2009 -- Cadence Design Systems, Inc. announced that its suite of Cadence Encounter Digital Implementation System solutions, including design closure, low-power, DFM, mixed-signal, and signoff technologies, as well as System-in-Pa ... read more

TSMC and Cadence Expand Collaboration to Deliver Advanced, Feature-Rich Process Design Kits 

July 27, 2009 -- Cadence Design Systems, Inc. and TSMC (Taiwan Semiconductor Manufacturing Company) announced a broad expansion of their collaboration in two areas of custom design. First, they will collaborate on ways to support and enha ... read more

Denali Expands PureSpec Solution for Predictable Protocol Verification 

July 27, 2009 -- Denali Software, Inc. recently announced the availability of the extended PureSpec verification IP solution with planning and protocol exploration capabilities, plus seamless integration into third-party verification plan ... read more

Ralink Employs MIPS32 74K Processors in New 802.11n Dual Band WLAN AP/Router SoC 

July 27, 2009 -- MIPS Technologies, Inc. has announced that its MIPS32 74K processor core is powering Ralink Technology's next-generation 802.11n Dual Band WLAN AP/Router SOC. The superscalar 74K core enabled Ralink to design a powerful c ... read more

CSR Enables Rapid Development of Bluetooth Accessories for iPhone and iPod Touch 

July 27, 2009 -- CSR, plc today announced the availability of a development kit based on BlueCore5-Multimedia that enables rapid time-to-market of Bluetooth-enabled Works with iPhone and Made for iPod certified accessories. CSR’s developm ... read more

Pinebush Technologies Delivers HyperPlot for Synopsys Galaxy Custom Designer Solution 

July 25, 2009 -- Pinebush Technologies, Inc. today announced HyperPlot, a solution for printing and plotting tightly integrated into Synopsys, Inc.'s Galaxy Custom Designer implementation solution.

Analog and mixed-signal designers ... read more

Lynguent Announces MAST Language Pack for ModLyng to Support Automatic Generation of Analog Mixed-Signal Models for the Saber Simulator 

July 22, 2009 -- Lynguent, Inc. has announced release of the MAST Language Pack for its ModLyng Integrated Modeling Environment (IME). The MAST Language Pack enables the rapid creation of analog mixed-signal (AMS) models for use in the Sa ... read more

Accellera Aligns Intellectual Property Rights Policy with IEEE 

July 22, 2009 -- Accellera, the leading standards organization developing language-based standards used by system, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies, announced today that it has approved a ... read more

Chipworks Introduces ICWorks for Reverse Engineering 

July 22, 2009 -- Chipworks, Inc. today announced ICWorks, a new service that will make it easier and faster for semiconductor companies to use circuit reverse engineering in forward design.

"Design teams use our services to reduce d ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.1875