Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Ciranova PyCell Technology Included in TSMC iPDK for Analog/ Mixed-Signal IC Design 

July 22, 2009 -- Ciranova, Inc. today announced that the company’s PyCell technology has been included into the TSMC 65-nm Interoperable Process Design Kit (iPDK), as part of a strategic collaboration between the companies announce ... read more

Nangate Releases New Version of the 45-nm Open Cell Library 

July 23, 2009 -- Nangate, Inc. has just released the fourth version of its open source 45-nm standard-cell library. The new release of the library has been updated upon feedback of its more than 1,300 users worldwide. Along with the libra ... read more

Toshiba Deploys Magma Talus for 90-, 65- and 40-nm ASICs and ASSPs 

July 23, 2009 -- Magma Design Automation, Inc. today announced that Toshiba Corp. has deployed Magma's Talus IC implementation software for developing ICs at 90-, 65- and 40-nm process nodes that target multimedia, networking and printer ... read more

Lynguent Event-Driven Mixed-Signal Toolkit for ModLyng Integrated Modeling Environment Now Available 

July 23, 2009 -- Lynguent, Inc. has announced the Event-Driven Mixed-Signal (EDMS) Toolkit for the ModLyng Integrated Modeling Environment (IME). ModLyng IME is a tool for analog mixed-signal (AMS) integrated circuit design that lets user ... read more

Validity Sensors Licenses Two Tensilica Processors for High-Volume Fingerprint Sensors 

July 23, 2009 -- Tensilica, Inc. today announced that Validity Sensors, Inc., a biometric sensor company specializing in convenient, secure and reliable fingerprint authentication solutions, is using two Tensilica Xtensa customizable proc ... read more

TSMC Includes Azuro Vectorless Power Analysis and Multi-Corner CTS in Reference Flow 10.0 

July 23, 2009 -- Azuro, Inc. today announced that TSMC (Taiwan Semiconductor Manufacturing Company) has included Azuro’s PowerCentric multi-corner CTS and SASim vectorless power analysis as part of TSMC’s Reference Flow 10.0.

"Azuro ... read more

Synopsys Galaxy Implementation Platform Supports TSMC 28-nm Process Technology with Reference Flow 10.0 

July 23, 2009 -- Synopsys, Inc. today announced that the Galaxy Implementation Platform supports TSMC's 28-nm process technology with Reference Flow 10.0. Galaxy technologies featured in Reference Flow 10.0 include comprehensive 28-nm des ... read more

Silicon Image Introduces Port Processor with 3D-Over-HDMI Capability 

July 22, 2009 -- Silicon Image, Inc. has introduced the SiI9389 port processor incorporating High-Definition Multimedia Interface (HDMI) Specification Version 1.4 features including 3D-over-HDMI, HDMI Ethernet Channel, Audio Return Channe ... read more

OVM World Collaborates on Accellera's Industry Solution for VIP Interoperability 

July 23, 2009 -- Mentor Graphics Corp. and Cadence Design Systems, Inc. today announced that the Accellera guide for verification IP (VIP) interoperability, currently in draft form, was enabled by technology contributions provided ... read more

Magma's Titan Mixed-Signal Platform Supports TSMC's Interoperable Process Design Kit (iPDK) 

July 22, 2009 -- Magma Design Automation, Inc. today announced that TSMC has qualified Magma's Titan mixed-signal platform to support the interoperability and accuracy requirements of the TSMC 65-nm Interoperable Process Design Kit ... read more

TSMC Extends Design Methodology to 28nm with Reference Flow 10.0 

July 22, 2009 -- TSMC (Taiwan Semiconductor Manufacturing Company) today unveiled Reference Flow 10.0, the latest version of its design methodology to lower design obstacles, improve design margins, and increase yields. Reference Flow 10. ... read more

Sigrity Announces XtractIM Version 3.0 for IC Package Modeling 

July 22, 2009 -- Sigrity, Inc. has unveiled a new version of its XtractIM product. Version 3.0 offers the fastest, highest capacity analysis engines, complemented by package design automation that goes beyond extraction to enable clear id ... read more

Samsung First to Begin Mass Producing 2-Gigabit DDR3 Using 40-nm Technology 

July 22, 2009 -- Samsung Electronics Co., Ltd. has begun mass producing the industry's first 2-Gbit DDR3 devices using 40-nm process technology.

Samsung"s seven-month window between new process technology development and mass produc ... read more

Orora Unveils Automated Analog Behavioral Model Generation with 100X to 1000X Speed-Up over Spice  

July 22, 2009 -- Orora Design Technologies, Inc. today unveiled the Arana behavioral modeling platform. According to Orora, Arana is the first tool to automatically extract intelligent behavioral models in -A/ MS/ D from a circuit netlist ... read more

Microchip Technology Rolls Out First PIC Microcontrollers Featuring Enhanced Mid-Range 8-bit Core 

July 22, 2009 -- Microchip Technology, Inc. today announced the first six members of the PIC16F193X family of microcontrollers (MCUs) featuring Microchip’s enhanced Mid-range 8-bit core: the PIC16F1934, PIC16LF1934, PIC16F1936, PIC16LF193 ... read more

Si2 Announces Annual Member/Guest Meeting at DAC 

July 23, 2009 -- The Silicon Integration Initiative (Si2) today announced the Annual Si2 Member/ Guest Meeting to be held on July 27, 2009, from 6pm-8pm, at the Moscone Convention Center, Room 220, in conjunction with the Design Automatio ... read more

Azuro's Clock Tree Synthesis Solution Used by STMicroelectronics to Tape Out Set-Top Box Design 

July 21, 2009 -- Azuro, Inc. announced today that STMicroelectronics' Home Entertainment and Displays (HED) Group has taped out its next-generation set-top box (STB) chip using Azuro's PowerCentric clock-tree-synthesis solution. ST was ab ... read more

IAR Systems Adds Support for Atmel’s ARM Cortex-M3-Based SAM3U Microcontroller 

July 21, 2009 -- IAR Systems' IAR Embedded Workbench for ARM and IAR PowerPac for ARM now feature full support for the Atmel ARM Cortex-M3-based SAM3U microcontroller (MCU) family. In close cooperation with Atmel, IAR Systems has added ne ... read more

Arasan Chip Systems Releases SuperSpeed USB 3.0 Software Stacks 

July 21, 2009 -- Arasan Chip Systems, Inc. has expanded its SuperSpeed USB 3.0 portfolio with the release of three USB 3.0 Software Stacks. The software stacks released are a USB 3.0 Host Stack, USB 3.0 Device Stack and an eXtensible Host ... read more

Chips&Media Delivers the Latest Full HD Codec IP Core Coda8550 

July 21, 2009 -- Chips&Media, Inc. today announced that its new high-definition multi-standard video IP core, Coda8550, has been delivered two customers in mobile application market.

Coda8550, the first IP of the next generation of ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.40625