Page loading . . .

  
 Category: News: News Archive 2009: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Incentia Releases Upgraded TimeCraft Timing Analysis Software 

July 21, 2009 -- Incentia Design Systems, Inc. has announced a major release to its TimeCraft timing analysis software. The TimeCraft product line contains complete timing analysis solutions, including STA, signal integrity analysis, stat ... read more

Jazz Semiconductor and Entropic Communications Announce Volume Production for Multi-Mode Hybrid Silicon Tuner 

July 21, 2009 -- Jazz Semiconductor and Entropic Communications, Inc. have announced volume production of Entropic’s EN4020, the company’s new multi-mode hybrid silicon tuner. The EN4020 uses Jazz’s cost-effective 0.18-micron CMOS ... read more

Key ASIC Collaboration to Expand Its ASIC Products and Licenses PowerPC 

July 21, 2009 -- Key ASIC, Inc., a fabless provider of ASIC and system-on-chip (SOC) design-to-manufacture services, is now offering IBM’s semiconductor technology to its customers. As a part of the Key ASIC/ IBM relationship, Key ASIC wi ... read more

Synopsys and TSMC Jointly Develop Interoperable Process Design Kit (iPDK) and Interoperable Ecosystem 

July 21, 2009 -- Synopsys, Inc. today announced that Synopsys and TSMC have entered into a comprehensive multi-year agreement to jointly develop, validate, support and distribute interoperable process design kits (iPDKs) that are o ... read more

SynTest Unveils MultiCoreScan Framework for ATPG Speed-Up 

July 21, 2009 -- SynTest Technologies, Inc. is unveiling a MultiCoreScan framework for its automatic test pattern generation (ATPG), logic built-in self-test (BIST) and fault simulation (FSIM) product lines. The framework allows multifold ... read more

TSMC Launches Unified Physical Verification Format for Advanced Process Technologies 

July 21, 2009 -- TSMC (Taiwan Semiconductor Manufacturing Company) today unveiled interoperable design rule check (iDRC) and layout-versus-schematic (iLVS), two unified EDA data formats, for TSMC 40-nm process technology.

TSMC iDRC ... read more

Magma Announces Reference Flow for Chartered's Enhanced 65-nm Low-Power Process 

July 21, 2009 -- Magma Design Automation, Inc. has announced availability of a Talus-based low-power RTL-to-GDSII design flow for a new enhanced 65-nm low-power process offered by Chartered Semiconductor Manufacturing, based on Common Pla ... read more

SiliconXpress Receives Series A Funding 

July 21, 2009 -- SiliconXpress, Inc. has announced the successful completion of Series A funding. The investment was led by Silicon360 a wholly owned California-based company. Silicon360 offers product-enabling solutions that include des ... read more

AWR Announces Version 2009 of Its Microwave Office Design Software 

July 20, 2009 -- AWR today announced Version 2009 of its Microwave Office design suite, featuring new MRHB technology that increases the speed and reduces the computer memory required to perform steady-state analysis of complex nonlinear ... read more

Virage Logic Offers Broadest Portfolio of Embedded Non-Volatile Memory (NVM) Solutions at TSMC 

July 21, 2009 -- Virage Logic Corp. says that it offers the broadest portfolio of embedded non-volatile memory (NVM) at TSMC, with fully qualified IP solutions ranging from 250nm down to 65nm. With a comprehensive selection of mult ... read more

IPL Alliance Announces 3rd Annual Lunch Workshop at DAC on Tuesday July 28, 2009 

July 20, 2009-- The Interoperable PDK Libraries (IPL) Alliance will host a free lunch workshop at the Design Automation Conference (DAC) in San Francisco, California on Tuesday July 28, 2009, 12:00pm to 1:30pm. Entitled "The EDA Earthquak ... read more

Nangate Releases 65-nm MegaLibrary 

July 20, 2009 -- At DAC this July 27 to 30, Nangate, Inc. is introducing the Nangate MegaLibrary with the primary focus of improving digital designs for higher performance, lower power and smaller area. A Nangate MegaLibrary is a very lar ... read more

Calypto Enables ESL Design and Verification of Complex Designs with 5X Capacity Improvement 

July 20, 2009 -- Calypto Design Systems, Inc. today announced the release of SLEC 4.0, the latest version of its sequential logic equivalence checking (SLEC) product family. SLEC is a comprehensive functional verification solution that fo ... read more

Evatronix IP Implemented By HAPA AG to Support Its Printer Controllers 

July 20, 2009 -- Evatronix SA announced today that its C68000 IP core has been successfully implemented in the HAPA 100 Controller series for printers from the Swiss company HAPA AG.

The HAPA 100 Controller series supports 3- and 5- ... read more

Gaterocket Ships Rocketdrive for Altera Stratix IV FPGAs 

July 20, 2009 -- GateRocket, Inc. is shipping its RocketDrive for Altera's Stratix IV FPGAs. RocketDrive cuts verification and in-system debug time for advanced single or multi-FPGA based projects while adding significant value through se ... read more

Legend Boosts Performance of Memory/ Macro Characterization Toolset 

July 20, 2009 -- Legend Design Technology, Inc.'s memory-characterization product, CharFlo-Memory!, has been upgraded with new capabilities which increase the tool's performance. The new release addresses "dynamic and static extracting" o ... read more

NXP Deploys Integrated CoWare and ARM Cortex Processor-Based Solution in its Virtual Prototyping Environment 

July 20, 2009 -- CoWare, Inc. and ARM announced today that NXP Semiconductors has successfully deployed their joint software development solution, integrating Fast Models from ARM for Cortex processors in CoWare’s Virtual Platform ... read more

Magma's Talus Enables eSilicon to Implement 400-Million-Gate Designs with 50% Smaller CPU Memory Footprint and 3X Faster Runtime 

July 20, 2009 -- Magma Design Automation, Inc. announced that eSilicon Corp. is completing the implementation of several very large customer designs using the Talus IC implementation system, including Talus Design, Talus Vortex and Hydra. ... read more

XMOS Uses Magma Talus 1.1 to Improve Quality of Results On New XS1-L1 Event-Driven Processor 

July 20, 2009 -- Magma Design Automation, Inc. today announced that XMOS Semiconductor, Ltd. taped out its recently announced XS1-L1 XCore using the Talus 1.1 IC implementation system. XMOS upgraded to the latest version of the Mag ... read more

Magma Announces Support for SMIC Processes with 65-nm Low-Power Reference Flow 

July 20, 2009 -- Magma Design Automation, Inc. has announced availability of an advanced low-power IC implementation reference flow for the 65-nm process and low-leakage-process intellectual property (IP) from Semiconductor Manufacturing ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.28125