Page loading . . .

  
 Category: News: News Archive 2009: Saturday, May 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1816 Entries)
SMIC Achieves Silicon Success with High Performance 45-nm Process 

June 30, 2009 -- The Semiconductor Manufacturing International Corp. (SMIC) today announced the successful completion of its first 45-nm high-performance GP (generic process with high performance) yield lot.

SMIC’s high-speed, high- ... read more

Virage Logic Expands Presence in India 

June 30, 2009 -- Virage Logic Corp. has expanded its presence in India with the appointment of CoreEL as its sales representative. CoreEL joins a growing global network of sales representatives that complement and expand the reach of Vira ... read more

Micron Introduces New 34-nm High-Density NAND Products 

June 30, 2009 -- Micron Technology, Inc. today announced mass production of new NAND Flash memory products using its 34-nm process technology. Micron’s new 16- and 32-Gbit NAND chips pair large capacity with performance, providing a compe ... read more

Ramtron Announces 8-Mbit Parallel Nonvolatile F-RAM Memory 

June 30, 2009 -- Ramtron International Corp. today announced the availability of its 8-Mbit in a streamlined FBGA package. The FM23MLD16 is an 8-Mbit, 3-V, parallel nonvolatile RAM in a 48-pin Fine-Pitch Ball Grid Array (FBGA) package tha ... read more

IDT Introduces New Family Of VersaClock Timing Devices 

June 30, 2009 -- Integrated Device Technology, Inc. (IDT) has announced the newest members of its VersaClock family of timing devices. VersaClock III devices are programmable clock generators specifically designed for use in high-performa ... read more

Hitachi Achieves 40% Reduction in PCB Place-and-Route Design Time with Cadence Global Route Environment 

June 30, 2009 -- Cadence Design Systems, Inc. today announced that the Cadence Global Route Environment (GRE) technology for Cadence Allegro PCB design enabled Hitachi, Ltd. to successfully reduce printed circuit board (PCB) place-and-rou ... read more

eInfochips Announces VMM-Enabled MIPI CSI-2, DSI & HSI and SDIO Verification IP 

June 30, 2009 -- eInfochips, Ltd. today announced the availability of Verification Methodology Manual (VMM)-enabled MIPI CSI-2 (Camera Serial Interface), DSI (Display Serial Interface), HSI (High Speed Synchronous Interface) & SDIO Verifi ... read more

PDF Solutions and TIBCO Spotfire Strategic Alliance Unveils dataPower VSF for Visual, Interactive Yield Management 

June 30, 2009 -- PDF Solutions, Inc. today introduced a yield-management solution called dataPower VSF. The result of a strategic alliance with TIBCO Software, Inc., dataPower VSF is designed to provide a new, higher degree of intuitive a ... read more

SPIRIT Consortium Approves IP-XACT Version 1.5 

June 30, 2009 -- The SPIRIT Consortium has approved version 1.5 of its IP-XACT specification for handoff to the IEEE P1685 working group. The IP-XACT specification provides a machine-readable XML structure for IP modules and systems datab ... read more

Aquantia Deploys Synopsys IC Validator and IC Compiler for 40-nm Quad 10Gbase-T Design 

June 29, 2009 -- Synopsys, Inc. today announced that Aquantia, an innovator in 10Gbase-T networking, has deployed Synopsys' recently announced IC Validator, the newest addition to the Galaxy Implementation Platform, into production use at ... read more

FFT Library from OptNgn Validated for Use in Mentor Graphics’ Precision FPGA Synthesis 

June 30, 2009 -- OptNgn Software, LLC has validated its newly released FFT WFTA Kernels Library of streaming IP cores for use with Mentor Graphics Precision RTL Synthesis. These Winograd Fourier Transform (WFTA) kernels, along with their ... read more

Virage Logic Joins Power.org Community 

June 29, 2009 -- Power.org today announced that Virage Logic Corp. has joined Power.org as a participant member.

"The strength of a processor is dependent on its peripherals and with Virage Logic's production-proven, advance ... read more

Mentor Graphics Extends Catapult C with Support for Control Logic to Enable Full-Chip High-Level Synthesis 

June 29, 2009 -- Mentor Graphics Corp. today announced that the Catapult C Synthesis tool has been extended to support control logic and manage low-power-design requirements, thus enabling full-chip high-level synthesis (HLS). This techno ... read more

Forte Releases Latest Version of Cynthesizer SystemC High-Level Synthesis 

June 29, 2009 -- Forte Design Systems, Inc. has begun volume shipments of the latest version of Cynthesizer, SystemC synthesis software for hardware and electronic system level (ESL) design. Anchoring this version of Cynthesizer are sever ... read more

Design Automation Conference Management Day Provides Timely Insights and Valuable Interaction with Industry Peers  Featured

June 29, 2009 -- The Design Automation Conference (DAC) will once again offer a special Management Day to provide managers with timely information to help them make decisions where business and technology intersect. Management Day will be ... read more

LinuxLink Simplifies Development of Linux Products Using Xilinx Virtex-4 and Virtex-5 FPGAs 

June 29, 2009 -- Timesys Corp. has announced LinuxLink 3.0 support for Xilinx Virtex-4 and Virtex-5 FPGAs. Complementing this new Virtex support within LinuxLink, Timesys also announced an FPGA design service.

With support for Xili ... read more

Four New TI Processors Provide Unmatched Connectivity Options and Power-Efficiency 

June 29, 2009 -- To address connected, energy-efficient designs that require high levels of peripheral integration, lower heat dissipation and longer battery life, Texas Instruments, Inc. (TI) has introduced four new processors (TMS320C6742, TMS ... read more

Chinese Academy of Sciences Selects Vivante as GPU Partner for Netbooks 

June 29, 2009 -- Vivante Corp. today announced a collaborative relationship with the Institute of Computing Technology of the Chinese Academy of Sciences (ICT). This long-term, development partnership will enable ICT and Vivante to integr ... read more

Cadence Collaborates with Toshiba on Integrated Design Environment for COT and SOC Design 

June 29, 2009 -- Cadence Design Systems, Inc. has announced an extensive collaboration with Toshiba Semiconductor Company to address the challenges of existing and next-generation SOC designs. Based on the Cadence Encounter Digital Implem ... read more

Altera Announces New Cyclone III LS FPGAs 

June 29, 2009 -- Altera Corp. today announced a new low-power FPGA family with security features. The new Altera Cyclone III LS FPGAs offer the highest logic, memory, and DSP density per board area. These devices are the lowest power FPGA ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.84375