Page loading . . .

  
 Category: News: News Archive 2009: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Mistral Announces Enhanced GNAT Pro Offerings from AdaCore 

June 24, 2009 -- Mistral Solutions Pvt, Ltd. has announced the availability of AdaCore’s enhanced GNAT Pro offerings on all active versions of Wind River’s VxWorks real-time operating system. Ranging from VxWorks 5, VxWorks 6, VxWorks 653 ... read more

Achronix Selects Synopsys as Its Leading EDA Partner 

June 24, 2009 -- Synopsys, Inc. today announced that Achronix Semiconductor Corp. has signed an expanded business agreement to establish Synopsys as its leading EDA partner for the design of its next-generation FPGAs. As a result o ... read more

Xilinx Accelerates Development of Next-Generation Systems with Deployment of Targeted Design Platforms  Featured

June 24, 2009 -- Xilinx, Inc. has today released the Xilinx Base Targeted Design Platform aimed at accelerating the development of system-on-chip (SOC) solutions with Xilinx Virtex-6 and Spartan-6 field programmable gate arrays (FPGAs). T ... read more

Agilent Technologies' Advanced Design System for RF and Microwave High-Power Device Models Receives AMCAD Engineering Endorsement 

June 24, 2009 -- Agilent Technologies, Inc. and AMCAD Engineering today announced that AMCAD, a provider of solutions and tools for test and modeling to the RF and microwave IC market, has endorsed Agilent’s Advanced Design System (ADS) e ... read more

Samsung Electronics and Numonyx Join Forces on Phase Change Memory 

June 24, 2009 -- Samsung Electronics Co., Ltd. and Numonyx B.V. are jointly developing market specifications for phase change memory (PCM) products. Creating common hardware and software compatibility for PCM products should help ... read more

Verific Design Automation Tools Deliver RTL Language Support for Xilinx ISE Design Suite 

June 24, 2009 -- Verific Design Automation, Inc. today announced that its register transfer level (RTL) front-ends have been licensed by Xilinx for the latest version of ISE Design Suite, equipping Xilinx customers with robust RTL languag ... read more

XMOS Launches 2nd Generation XS1-L family of Event-Driven Processors 

June 24, 2009 -- XMOS Semiconductor, Ltd. has launched its second generation of event-driven processors, the XS1-L series, targeted at the mass electronics market with a sub-$5 price point. The XS1-L family provides embedded software dev ... read more

HHTech Launches New Cortex-A8 Emulator 

June 24, 2009 -- HHTech Company, Ltd. has launched CodeHammer A Cortex-A8 emulator. The emulator supports core debugging and real-time hardware breakpoints for Cortex-A8 core processors such as the i.MX515 and OMAP3530. This emulator has ... read more

Intercept Moves Ahead in High-Speed Design Market with Xtent Technology Rules Editor 

June 24, 2009 -- Intercept Technology, Inc. has announced the availability of the Xtent Technology Rules Editor in version 4.0 Mozaix and version 6.0 Pantheon. In a major advance for both high-speed and standard PCB/ hybrid/ RF designs, X ... read more

System Cascon Boundary Scan Software Platform Now Features Automatic Program Generator for Functional Emulation Test of Bus Components 

June 24, 2009 -- GOEPEL electronic has announced the introduction of a fully automatic program generator specifically for the dynamic test of on-board system bus structures in the context of the System Cascon boundary scan software platfo ... read more

Cadence and Xilinx Simplify SOC Development with Enterprise Verification Capabilities for FPGA Targeted Design Platforms 

June 24, 2009 -- Cadence Design Systems, Inc. has teamed with Xilinx, Inc. to enable delivery of encrypted simulation models of Xilinx intellectual property (IP) in the latest 11.2 release of the Xilinx ISE Design Suite. The result ... read more

Wind River Extends JTAG Development Tools for Freescale, Intel and RMI Processors 

June 24, 2009 -- Wind River Systems has introduced its standards-based Wind River Workbench On-Chip Debugging 3.1.1 with extended support for Freescale, Intel and RMI processors. Wind River On-Chip Debugging is a comprehensive development ... read more

RealTime Designer from Oasys Design Systems Synthesizes 100 Milion Gate Chips in Single Run 

June 25, 2009 -- Oasys Design Systems has taken the wraps off RealTime Designer, the first design tool for physical RTL synthesis of 100-million-gate designs, from RTL to placed gates in a single pass and in a fraction of the time compare ... read more

VXL Technologies joins IPGenius Cores Program 

June 24, 2009 -- VXL Technologies and Think Silicon, Ltd., announced today that VXL Technologies has joined the Think Silicon IPGenius Cores Program. IPGenius is an on-line IP configuration and parametrization engine that lets users obtai ... read more

Tiempo Raises $7 Million in Series B Funding 

June 25, 2009 -- Tiempo has closed a 5 million Euros Series B financing round with two new investors, Viveris Management and Oddo Private Equity. Previous Series A investors, i.e. EmerTec Gestion, Schneider Electric Ventures, INPG Entrepr ... read more

Open-Silicon Achieves ISO 9001:2008 Certification 

June 25, 2009 -- Open-Silicon, Inc. today announced that the company was recently certified for the ISO 9001:2008 standard as part of its overall strategic plan for implementing best business practices and procedures. ISO 9000 is a family ... read more

MIPS32 Processor Powers DTV Platform from NXP Semiconductors 

June 25, 2009 -- MIPS Technologies, Inc. today announced that NXP Semiconductors leveraged the MIPS32 24KEf core for the first digital TV processor in 45-nm technology, the PNX85500. The PNX85500 processor is the driving force behind the ... read more

Anchor Bay Chips Enable 1080p Output and Video Enhancement in New Denon AV Receivers and Blu-ray Player 

June 25, 2009 -- Anchor Bay Technologies, Inc. announced today that Denon Electronics has chosen to incorporate Anchor Bay video processing chips, with the latest proprietary Video Reference Series (VRS) technologies including precision v ... read more

Agilent Technologies Accelerates STMicroelectronics' 32-nm RF Readiness with Validation of GoldenGate 

June 25, 2009 -- Agilent Technologies, Inc. today announced validation of its GoldenGate RFIC simulation, analysis and verification tool to accelerate RF readiness for STMicroelectronics’ 32-nm RF CMOS technology. The qualification of Gol ... read more

Zocalo Tech Ships First EDA Software Dedicated to Assertion-Library Productivity 

June 24, 2009 -- Zocalo Tech, Inc. is shipping Zazz, first introduced at DVCon in February 2009, to make using assertion libraries quick, easy and accurate by automating tedious error-prone tasks with its intuitive graphical user interfac ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.140625