Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Wednesday, May 22, 2013
Protecting Software IP: What Engineers Need to Know  
Publication: Electronic Engineering Times (EE Times)
 Printer friendly
 E-Mail Item URL

April 20, 2009 -- Intellectual property protection and piracy prevention are not new issues for software vendors, but strategies and opinions vary on how best to combat those threats.

Every successful independent software vendor has been the target of visible piracy activity. In fact, the piracy groups boldly announce their efforts in .NFO files and make the pirated software, or "cracked" releases, available to various distribution channels, such as Secure FTP, P2P, IRC and the Web.

The crackers use a combination of reverse-engineering tools, existing knowledge bases and their machine code expertise to disable licensing mechanisms within software. These same tactics can be used to gain access to sensitive IP contained in software, which is more a threat from emerging competitors or foreign governments than from piracy groups.

Approaches for combating IP theft and piracy include software protection technology and piracy business intelligence. Software protection technology makes software resistant to reverse engineering and tampering. It is not an absolute security measure, but a way of making code difficult to disassemble and modify once compiled. Common protection features include anti-debugging and code encryption.

Anti-debugging techniques aim to prevent debuggers or disassemblers from attaching to running applications. Anti-debug logic looks for specific signatures, hooks and APIs used by debuggers to take control of the application. Although such approaches are commonly used, advances in virtual machines are making them less effective.

By Victor DeMarines.

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Engineering Times (EE Times) website.

Keywords: Electronic Engineering Times (EE Times), FPGAs, field programmable gate arrays, FPGA design, ASICs, ASIC design, IP, intellectual property, cores, EDA tools,
590/28687 4/20/2009 6769 241


Designer's Mall
0.1721191



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.2348633