Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 (289 Entries)
How to Pick a RapidIO Switch  by Tundra Semiconductor Corp. in EE Times Signal Processing DesignLine

February 20, 2009 -- The RapidIO interconnect offers many advantages for embedded systems. It combines high bandwidth with low cost and low power, and it is suitable for both control plane and data plane applications. Successful RapidIO systems ... read more

Understanding Continuous-Time, Discrete-Time Sigma-Delta ADCs and Nyqist ADCs  by Analog Devices, Inc. (ADI) in Electronic Design Magazine

February 20, 2009 -- Sigma-delta converters are in wide use among applications that demand high precision and accuracy. A variant of the sigma-delta architecture, called the continuous-time sigma delta (CT-SD), has found homes in embedded applic ... read more

ESD Protection Design for Discrete Semiconductors  by Fairchild Semiconductor Corp. in Electronic Products Magazine

February 19, 2009 -- Electrostatic discharge (ESD) is caused by the discharge of an excess or deficiency of electrons on one surface with respect to another surface or to ground. When an ESD-sensitive device, such as a MOSFET or other discrete c ... read more

Verifying FPGA Designs: Simulate, Emulate, or Hope for the Best?  by EDN Magazine

February 19, 2009 -- Once upon a time, you verified a logic design for an FPGA by compiling it, loading it, and pushing the reset button on your evaluation board. But, as FPGAs have become larger, this "blow-and-go" verification style, as Xilinx ... read more

PCIe Clock Distribution In Embedded Systems  by Integrated Device Technology, Inc. (IDT) in EDN Magazine

February 19, 2009 -- The PCIe (peripheral-component-interconnect express) protocol is highly desirable for communication across backplanes in embedded and other system types. However, for an embedded-system environment in which backplane connect ... read more

A Tale of Two Digital-Video Converters  by EDN Magazine

February 19, 2009 -- Assessing the tradeoffs between implementing video-processing tasks in hardware on function-optimized silicon, in software running on a general-purpose microprocessor, or (as an intermediary approach between these two extrem ... read more

Suppressing Non-Stationary Noise In Mobile Handsets  by EDN Magazine

February 19, 2009 -- Until recently, noise-suppression technology focused on reducing slow-changing stationary noise sources. However, non-stationary noise sources are fast-changing, and the current technology does not suppress them. As a result ... read more

Behavioral Design Drives Low-Power Silicon  by Forte Design Systems, Inc. in EE Times EDA Designline

February 16, 2009 -- Hardware designers adopt high level synthesis (HLS) for productivity benefits, and need the quality-of-results (QoR) to match or exceed what they can achieve with hand-constructed register transfer level (RTL) code. Historic ... read more

Refactoring to Prepare RTL for Reuse  by Intel Corp. in Design & Reuse

February 16, 2009 -- Legacy RTL, such as found in large established companies, poses a challenge for reuse. Often this legacy RTL is not written with reuse in mind and it must be rewritten, sometimes from scratch, to enable reuse. This rewriting ... read more

FPGA Outsourcing: Ten Questions You Should Ask  by  in EE Times Signal Processing DesignLine

February 12, 2009 -- FPGAs are an ideal solution for many applications. They offer an appealing mix of high performance, low cost, and low power. On the other hand, many companies find it hard to do FPGA design. The technology is constantly adva ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.953125