Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 (289 Entries)
A Brief Introduction to the TCL Scripting Language  by EE Times Embedded

October 2, 2009 -- There's no getting around it. If you intend to use IBM's Full System Simulator for nontrivial simulation, you need to know Tcl, the Tool Command Language.

In the past,Tcl made me very uncomfortable: It's wordy like a reg ... read more

Using Tcl to Create a Virtual Component in Verilog  by Atmel Corp. in EE Times Embedded

October 2, 2009 -- It has long been a goal to put realistic prototypes or models into system developer's hands as soon as possible. This has been accomplished with FPGAs, C language models and sometimes co-simulation with actual design libraries ... read more

Mobile Functionality with Flip-Chip Packaging  by Tessera Technologies, Inc. in Electronic Products Magazine

October 1, 2009 -- Smart phones are a rapidly growing share of mobile phone shipments, representing 15% of the market in 2009 and growing to 35% in 2013. Essentially all the growth in mobile phone sales will come from smart phones over the next ... read more

Don't Let Metastability Cause Problems in Your FPGA-Based Design  by Altera Corp. in EE Times Programmable Logic Designline

September 29, 2009 -- Metastability is a phenomenon that can cause system failure in digital devices such as FPGAs, when a signal is transferred between circuitry in asynchronous clock domains. This article describes metastability in FPGAs, expl ... read more

FPGA Architectural Power-Saving Techniques at 40nm  by Altera Corp. in EDN Magazine

September 23, 2009 -- The 40-nm process technology node offers clear benefits over prior nodes, including the 65-nm node and the more recent 45-nm node. One of the most attractive benefits is higher integration. This enables semiconductor manufa ... read more

Multicore Programming Made Easy? imec's MPA Tool Transforms Sequential C Into Parallel Code  by imec in EE Times Embedded

September 23, 2009 -- The first multicore platforms have found their way into embedded systems for entertainment and communication, especially thanks to their greater computational power, flexibility, and energy efficiency. However, as we will s ... read more

Tool Up for the FPGA Blitz  by Electronic Design Magazine

September 24, 2009 -- FPGA usage divides into two primary segments. Historically, the foremost role of FPGAs has been to verify an ASIC, system-on-chip (SOC), or application-specific standard part (ASSP). Designers now will use FPGAs to prototyp ... read more

Deeply Embedded Devices: The Internet of Things  by Microchip Technology, Inc. in Electronic Design Magazine

September 24, 2009 -- The "Internet of things" is about connecting products that create, store, and consume data via the Internet. This allows processing to provide results that people can more easily use. The basic technical requirements to ena ... read more

The ABCs of ADCs  by Maxim Integrated Products, Inc. in Electronic Design Magazine

September 24, 2009 -- Real-world applications require real-world connections. Generally, that means an analog signal is being digitized somewhere in the system so a microprocessor, ASIC, or FPGA can gather data and make some decision. If you’re ... read more

Is Virtualization Right for Your Application?  by National Instruments Corp. in EE Times Embedded

September 20, 2009 -- Any electrical or computer engineer that reads industry publications today has likely seen the word "virtualization" enough times to know that it's a hot topic. In fact, a quick search of embedded.com yields over 200 result ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.625