Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2009: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 (289 Entries)
Outsourcing an IC Design: Some Advice from the Trenches  by EDN Magazine

September 3, 2009 -- There are many reasons to consider outsourcing all or part of a chip design. Perhaps you are on a board-level-design team, and the correct approach to your new project is a chip that doesn’t today exist. Perhaps your team ha ... read more

Standardizing on a Common Embedded Eclipse IDE  by EE Times Embedded

September 2, 2009 -- Major embedded systems tools providers are now supporting the IDE as a development environment. With so many commercial rivals involved it is not surprising that there are disagreements over the approach.

Wi ... read more

Getting to the Roots of the Eclipse Integrated Development Environnment  by Wind River in EE Times Embedded

September 1, 2009 -- The Eclipse Foundation website defines Eclipse as an open source community whose projects are focused on providing a vendor-neutral open development platform and application frameworks for building software.

Eclipse is ... read more

Improving Software Driver Development and Hardware Verification Productivity using Virtual Platforms  by Synopsys, Inc. in Design & Reuse

August 27, 2009 -- Over the course of the last decade, the cost of software has become the undisputed dominant factor in electronics design. Software development has fundamentally changed the shape of the electronics industry, from large integra ... read more

Avoid the Pitfalls of Inaccurate EDID  by Electronic Design Magazine

August 27, 2009 -- Whatever its relative merits and demerits may be, HDMI is here to stay as the audio/ video (A/V) interface of the foreseeable future. As the number of consumer and professional devices using HDMI to deliver audio and HD video ... read more

Timing Annotation of Untimed Functional Models for Architecture Use-Case  by HCL Technologies, Ltd. in Design & Reuse

August 27, 2009 -- Untimed functional models (also known as programmers view, or PV models) are used to create virtual prototypes that are deployed by software developers for developing the system software. These functional models are mainly cre ... read more

Blocking Out the Noise Means Selecting the Right Filter  by Tektronix, Inc. in Electronic Design Magazine

August 27, 2009 -- Noise is a common and pervasive problem in electronics design and debug. At one time or another, almost every designer and debugger of electrical circuits will spend some time dealing with noise, either finding its source to f ... read more

Reducing Costs with Embedded Software Optimization  by EE Times Embedded

August 25, 2009 -- In today's economic climate, OEMs developing products based on embedded systems face a stiff set of challenges. Whatever the financial situation, they need to maintain or increase sales of their goods in the face of tough comp ... read more

Debugging Hardware Designs with an FPGA-Based Emulation Tool  by Emulation and Verification Engineering (EVE) in EE Times Embedded

August 24, 2009 -- Creating a hardware emulation system is no easy task. At a minimum, each generation of emulation system has to accommodate a growing number of logic gates, memory and DSP blocks to allow ASIC and ASSP SOC designers to debug th ... read more

Addressing Interleaved Multichannel Memory Challenges  by Sonics, Inc. in EDN Magazine

August 20, 2009 -- Achieving the total external-memory-bandwidth requirements of consumer SOCs at acceptable costs gets more difficult with each generation of electronic systems and the DRAM technologies that serve them. SOC designers must optim ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.590  0.640625