Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Wednesday, June 19, 2013
Soft Design and Hard Reality  
Publication: Electronic Products Magazine
Contributor: Altium, Ltd.
 Printer friendly
 E-Mail Item URL

April 1, 2010 -- There’s probably no design engineer more familiar with working at a high level of abstraction than a software developer. Whether it’s creating PC software, embedded applications, Web services, or database systems, there’s a high-level development system and associated language to remove the pain of dealing with the native code.

Software design has progressed through a long path of programming languages and systems that all serve to free developers from the mire of assembly language. Using the now-familiar implementations of programming interfaces, code syntax, and compilers, software development harnesses high-level abstraction via a wide range of languages — from Pascal to C++. Embedded software is the lean, mean cousin of PC applications and shares some of the same principles and systems.

The abstraction systems used for developing both hardware and software in electronic design are in fact so familiar they’re considered the normal, rather than abstracted, ways to work.

The clear benefit for software engineers is a reduction in complexity and faster development times. Thanks to the use of C for embedded firmware, the need to battle with register stacks or reams of packed, sequential code is a thing of the past.

By Rob Evans. (Evans is with Altium, Ltd.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Products Magazine website.

Read more about
Altium, Ltd.
on SOCcentral.com

Keywords: embedded system design, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, software development tools, Electronic Products, Altium,
596/31148 4/12/2010 1223 162
Designer's Mall
4th Of July countdown banner
0.15625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.234375