Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Tuesday, May 21, 2013
Softsilicon: The Next Era of Communications Silicon  
Publication: EE Times Embedded
 Printer friendly
 E-Mail Item URL

June 3, 2010 -- The well known trend within communications is that over time bandwidth demand increases while selling price-per-bit decreases. If you think about your internet connection at home, I bet that the speed has increased several factors over the past 10 years and your bill has probably stayed roughly the same. Or, how about the revolution taking place within mobile devices these days where you can now watch videos or play on-line games on your smartphone at basically the same cost as you used to pay for just a plain voice service.

This overall picture sets the cost structure all the way down through the value chain from service providers to the silicon IC component vendors of application specific standard products (ASSPs).

The traditional way silicon vendors has accommodated this continuous cost-per-bit decrease is by integrating higher bandwidth and capacity per silicon area. Thus, ASSP vendors have to deliver higher and higher densities, i.e., moving from 130nm in 2000 to 40 and 65nm today and 20 to 32nm in the near future.

In this article I will argue that this model gets broken at some point in time due to the mis-match between the relative flat revenue potential and the exponential increase in investment required by component vendors.

Furthermore, equipment vendors have a hard time developing products with differentiated features if they all use the same ASSP device. For these reasons, you start to see a new model emerging – I call it Softsilicon - that can address these problems effectively.

By Lars Pedersen. (Pedersen is Chief Technology Officer at Copenhagen, Denmark.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Embedded website.

Keywords: embedded systems, embedded system design, EE Times Embedded, TPACK,
596/31494 6/3/2010 641 109


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.234375