Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Wednesday, June 19, 2013
Reusability, Usability and Flexibility   Featured
Publication: EE Times Programmable Logic Designline
Contributor: MindTree, Ltd.
 Printer friendly
 E-Mail Item URL

August 18, 2010 -- Discussions on reusability and reusable components are widespread among the practitioners of software engineering as well as the academia. A library of reusable components, one among the strategic engineering assets of any successful IT organization contributes not only to productivity improvements but also to product quality throughout the life cycle of any software product.

Usability is one of the utmost qualities of any reusable component and any reusable component will succeed in serving its purpose only if the application or product that consumes it, is designed flexible enough to reap the advantages of reuse.

Think of a reusable component that can serve as a probe to measure the performance of any business application at run time on need basis. Its value becomes multi-fold when it can be used across multiple applications to derive performance parameters. While our expectation and imagination are endless, there are practical constraints that may not enable every software engineer to innovate reusability to such a larger extent.

By Raja Bavani. (Bavani heads delivery for MindTree, Ltd.’s Software Product Engineering (SPE) group.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Programmable Logic Designline website.

Read more about
MindTree, Ltd.
on SOCcentral.com

Keywords: embedded systems, embedded system design, software development tools, design reuse, MindTree, EE Times Programmable Logic Designline,
596/31983 8/18/2010 724 143
Designer's Mall
4th Of July countdown banner
0.15625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.234375