Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Thursday, May 23, 2013
Virtualization Options for Embedded Multicore Systems  
Publication: Signal Processing DesignLine
Contributor: Freescale Semiconductor, Inc.
 Printer friendly
 E-Mail Item URL

August 31, 2010 -- Virtualization already has impacted the server and IT industries in a significant way. IT organizations are using it to reduce power consumption and building space, provide high availability for critical applications and streamline application deployment and migration. The trends to adopt in the server space also are being driven by the desire to support multiple OSes and consolidation of services on a single server by defining multiple virtual machines (VM). Each VM operates as a standalone device. Since multiple VMs can run on a single server provided the server has enough processing capacity, IT gains the advantage of reduced server inventory and better server utilization.

Although not mainstream, similar trends are trickling down into the embedded space as well. The concept of having a sea of processors and the associated processing capacity sliced and diced between applications and processes is not science fiction anymore. The challenge of extracting higher utilization on the processors and consolidation triggered by cost reduction are driving the adoption of virtualization in the embedded systems.

By Syed Shah. (Shah is Datapath Architect for Freescale Semiconductor's Networking Processor Division.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Signal Processing DesignLine website.

Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com

Keywords: embedded systems, embedded system design, DSP, digital signal processing, digital signal processors, multicore processors, multi-core processors, virtualization, Signal Processing DesignLine, Freescale Semiconductor,
596/32149 8/31/2010 664 106


Designer's Mall
0.171875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.234375