Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 (305 Entries)
Low Power: A Chip and System-Design Primer  by Silicon Laboratories, Inc. in EDN Magazine

June 10, 2010 -- Reducing power consumption has a major impact on every aspect of our lives. At a macro level, the benefits have been well-documented: lower electric bills for consumers, reduced load on utilities, and fewer batteries in landfill ... read more

Power Optimization In Image Superscalar IP  by Design & Reuse

June 10, 2010 -- As process geometries have scaled, design teams have used more and more of the additional silicon real estate available on chips to integrate embedded memories that serve as scratch-pads, FIFOs and caches to store data for the c ... read more

Softsilicon: The Next Era of Communications Silicon  by EE Times Embedded

June 3, 2010 -- The well known trend within communications is that over time bandwidth demand increases while selling price-per-bit decreases. If you think about your internet connection at home, I bet that the speed has increased several factor ... read more

A Monitor-Based Approach to Verification  by eInfochips, Ltd. in TechOnLine, Inc.

June 2, 2010 -- Thinking through the process of selecting a verification methodology needs to take into consideration the various levels at which we need to do the verification and how verification environment (VE) components from bottom to top ... read more

Transitioning from C/C++ to SystemC in High-Level Design  by Forte Design Systems, Inc. in EE Times Embedded

June 1, 2010 -- In high-level design, high-level code is put through a series of steps on its way to becoming register transfer level (RTL) code. The first step, algorithm design, is usually done in C or C++, where the high-level code that descr ... read more

Five Golden Rules for Prototyping Robotic Systems  by National Instruments Corp. in Electronic Products Magazine

June 1, 2010 -- A well-thought-out plan for prototyping can significantly pay off in the long run and can be even more important in robotics applications than in other fields, because typically robots move and interact with people, which can lea ... read more

The Transformation of Silicon to System Design  by Cadence Design Systems, Inc. in Electronic Products Magazine

June 1, 2010 -- Truly inspired electronics products are in demand and delivering profit, even in a down economy. Consumers are delighted by products like Apple’s iPhone and iPad, which mark a new era for product innovation and changed how system ... read more

What Is Power Debugging?  by IAR Systems AB in EE Times Embedded

May 27, 2010 -- Power debugging is beginning to appear as a concept in the embedded industry, but what do we mean? In this article we will take a look at what is driving this need in embedded systems, and the way to optimize software to minimize ... read more

Code Coverage Convergence In Configurable IP  by Synopsys, Inc. in Design & Reuse

May 27, 2010 -- Code coverage is an essential metric for completion of the verification of a SOC or an IP. The code coverage report helps you identify verification loopholes by analyzing the uncovered coverage metrics in the report. The target c ... read more

Power Management for Optimal Power Design  by eSilicon Corp. in EDN Magazine

May 27, 2010 -- Optimization of power consumption is one of the biggest challenges IC designers face today. Although power optimization has always been critical for battery-operated designs, the continued growth of system performance with each n ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.640625