Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 (305 Entries)
Making Source Code Analysis Part of the Software Development Process  by EE Times Embedded

April 26, 2010 -- Modern source code analysis tools (sometimes called static analysis or SCA tools) analyze software programs at the earliest stage of development. SCA tools analyze a program to calculate metrics and find potential flaws and def ... read more

Electronics for MEMS: Design Issues and Trade-Offs  by Si-Ware Systems in Electronic Products Magazine

April 23, 2010 -- MEMS developers are increasingly coming to the realization that electronics play a fundamental role in any and are a key element in realizing many benefits of MEMS, such as cost reduction and miniaturization. A good electronic ... read more

Choosing the Best Standard Cell Library without Falling Into the Traps of Traditional Benchmarking Methods  by Dolphin Integration in Design & Reuse

April 22, 2010 -- Assessing the comparative performances of several standard cell libraries in a reliable way is a tricky project as it deals with statistical issues. The methodology traditionally used in the industry to benchmark standard cell ... read more

Scratching the Surface: The 2010 EDN DSP Directory  by EDN Magazine

April 22, 2010 -- This directory aims to provide designers and system architects enough visibility to dig into the processor options and quickly narrow the list of candidate processors for their project. This year’s update of the DSP Directory c ... read more

Timing Closure On FPGAs  by EE Times Programmable Logic Designline

April 22, 2010 -- Have you ever written code that behaves correctly under a simulator only to have intermittent failures in the field? Or maybe your code no longer functions properly when you compile with a newer version of your tool chain. You ... read more

An Analysis of Blocking versus Non-Blocking Flow Control In On-Chip Networks  by Sonics, Inc. in Design & Reuse

April 22, 2010 -- High-end system-on-chip (SOC) architectures consist of tens of processing engines. These processing engines have varied traffic profiles consisting of priority traffic that require that the latency of the traffic is minimized, ... read more

Software Development Team Collaboration Across Disciplines Using UML/ SysML  by EE Times Embedded

April 20, 2010 -- In the classic game of Telephone, players whisper a message to one another until it gets to the last person who retells the message. By the time it reaches the last player, the message has usually morphed into something complet ... read more

Getting Started with Multicore  by Intel Corp. in EE Times Embedded

April 19, 2010 -- Multicore processors are everywhere. In desktop computing, it is almost impossible to buy a computer that does not have a multicore CPU inside. Multicore technology is also impacting the embedded space, where increased performa ... read more

Embedded System Design with Open Source Software: Doing It Right  by EE Times Embedded

April 19, 2010 -- Software development is challenging. Embedded software development targeting the newest breed of devices is even more challenging. The additional hurdles faced in this sector of technology are largely down to the rapidly escala ... read more

An Application-Specific Processor for Many-Core Architectures  by Design & Reuse

April 15, 2010 -- Within communications and networking chips, most of the general-purpose processors still operate in single or dual-core architectures, but across the semiconductor industry there is growing evidence that the number of processor ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  0.78125