| Integrating Analog Video Interface IP Into SOCs Delivers Superb Image Quality: Part 1 by Synopsys, Inc. in EE Times EDA Designline |
April 7, 2010 -- Analog video interfaces are essential components of digital home and personal entertainment systems. This is mainly due to their ability to deliver very high image quality with very low power consumption while maintaining compat ... read more |
| DDR3 Memory Interface Controller IP Speeds Data-Processing Applications by Lattice Semiconductor Corp. in EE Times Programmable Logic Designline |
April 6, 2010 -- DDR3 memory systems can provide a significant performance boost to a variety of data processing applications. However, compared to previous generations (DDR and DDR2), DDR3 memory devices have some new requirements. In order to ... read more |
| Setting Up Hardware Verification Testbenches Using OVM Configuration Classes by Mentor Graphics Corp. in EE Times Embedded |
April 5, 2010 -- The Open Verification Methodology (OVM) has been available for download under the Apache 2.0 license since January 2008. Signs of an ecosystem have gradually emerged since then. As just one example, consider the OVM Forum.
read more |
| Design of An Image-processing Device for Cost-sensitive, High-volume Applications Using a Novel Dynamically Reconfigurable Technology by Design & Reuse |
April 5, 2010 -- Many devices could benefit from programmability, but high-volume, cost-sensitive applications often force device manufacturers to use hard-wired RTL design techniques for reasons of end device cost. This results in the need for ... read more |
| Is Semiconductor Industry Consolidation Inevitable? by Mentor Graphics Corp. in Electronic Engineering Times (EE Times) |
April 5, 2010 -- Inevitability of semiconductor industry consolidation seems to be widely accepted. Hitachi and Mitsubishi combine to form Renesas; next Renesas and NEC combine; AMD acquires ATI; etc. Articles discussing the consolidation that h ... read more |
| RTL Synthesis Can Accelerate the Entire Implementation Flow by Synopsys, Inc. in EE Times EDA Designline |
March 31, 2010 -- You work in an environment where demanding design goals and aggressive project schedules go hand-in-hand with the push to get more complex products to market faster. And you have just finalized the RTL description of your compa ... read more |
| Greening Multiprocessor Design by Octasic, Inc. in EE Times EDA Designline |
March 22, 2010 -- Energy conservation has become a key social objective in all aspects of our lives. Due to the pervasiveness of electronics and computing, the processor industry accounts for an ever increasing share of world power consumption; ... read more |
| A Step-By-Step Methodical Approach for Efficient Mixed-Language IP Integration by Mentor Graphics Corp. in Design & Reuse |
March 22, 2010 -- IP reuse has long been touted as one of the key factors in enabling development of today's complex SOC designs. The concept of reuse seems simple and easy in theory, but there are a number of obstacles that design and verificat ... read more |
| 10 Questions to Ask When Choosing a Virtualization Solution by National Instruments Corp. in Electronic Engineering Times (EE Times) |
March 22, 2010 -- Many embedded system designers are considering adopting virtualization technology in their applications, and for good reason. Benefits such as hardware cost savings, isolation and footprint reduction make virtualization an attr ... read more |
| Integrating Mid-Sized LCDs by EDN Magazine |
March 18, 2010 -- With the growing demand of better user interfaces in compact commercial, industrial, and medical applications, midsized, 4- to 10-in. QVGAs (quarter-video-graphics arrays) and VGAs are replacing the traditional character or sma ... read more |
|
