Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2010: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 (305 Entries)
Are Design and Test Conflicting or Symbiotic?  by Synopsys, Inc. in Electronic Engineering Times (EE Times)

October 20, 2010 -- These days, IC design engineers have more functionality to implement in their designs than ever before, even though design schedules are shrinking. Although design-for-test (DFT) is absolutely necessary to enable thorough and ... read more

EDA's Next Step: System-Level Design Automation  by Synopsys, Inc. in Electronic Design Magazine

October 20, 2010 -- There's little doubt that electronic design is undergoing a new wave of major transitions. Consumers' insatiable demand for more capabilities at lower power and cost is driving the need for hardware and software development o ... read more

User Expectations and Standards-Based Application Platforms  by EE Times Embedded

October 4, 2010 -- Imagine trying to develop and market a film camera today. No matter how well it is built, matter how good it looks, and no matter how well it performs, the likelihood that you’ll make money selling it is approximately zero. ... read more

How to Choose Great IP  by Synopsys, Inc. in Design & Reuse

October 6, 2010 -- There is immense pressure within the industry to reduce the cost of design, and sourcing low-cost IP is an attractive option. But a design team's choice of standards-based IP affects risk, schedule and quality for the entire c ... read more

The "Long Tail" of FPGAs  by Altium, Ltd. in EE Times Programmable Logic Designline

October 5, 2010 -- Since their introduction in the mid-80s, FPGAs have managed to wedge themselves as a fixture into the electronics design landscape. Sitting somewhere between off-the-shelf (OTS) logic, ASICs, OTS processors, and ASSPs, they co ... read more

Bridging the Gap Between Custom ASICs and ARM-Based MCUs  by Cypress Semiconductor Corp. in EE Times Embedded

October 4, 2010 -- One perspective for thinking of the embedded world is as a spectrum of complexity ranging from ASIC to MCU. ASIC designs are enormously expensive and take years to complete but the potential for innovation is almost unbounded. ... read more

Why MIPS Is Just a Number  by Cypress Semiconductor Corp. in EE Times Embedded

October 3, 2010 -- It is common to represent microcontroller (MCU) computation capability in terms of MIPS (millions of instructions per second). However, no two MCU or system on chip (SOC) architectures are same, nor is the amount of integratio ... read more

Evaluating High-Speed ESD Suppression Technologies  by Electronic Products in Electronic Products Magazine

October 1, 2010 -- The recent acceleration of data rates fueled by the high-definition television and monitor markets, as well as by the faster USB 2.0 and 3.0 protocols, have made some of the more traditional ESD protection techniques obsolete. ... read more

Is Your System Ready for 25Gbps?  by Electronic Products in Electronic Products Magazine

October 1, 2010 -- Data-transmission speeds are continuing to rise as consumers demand ever-higher performance from a variety of communications devices. New trends like cloud computing or Internet-based computing, where the need for seamless acc ... read more

Improving Performance of 32-bit MCUs  by Renesas Electronics Corp. in Electronic Products Magazine

October 1, 2010 -- With MCU performance and peripherals largely determining the overall capabilities of an embedded design it is easy to see why preoccupation with a popular core drives many MCU-based projects. But when you design a system with ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.596  1.060547