Page loading . . .

  
 Category: News: News Archive 2010: Monday, May 20, 2013
Posedge Announces ONFI-2.2 Compliant Universal Flash Controller IP Core  
 Printer friendly
 E-Mail Item URL

February 4, 2010 -- Posedge, Inc. has announced the availability of universal flash controller (UFC) soft IP core that interfaces to NAND, NOR, and Serial Flash devices fully conforming to standards such as the latest Open NAND Flash Interface Working Group (ONFI) 2.2 specification. Posedge has developed a flexible and high-performance universal flash controller leveraging its experience in storage and Flash systems.

ONFI defines a standardized NAND flash device interface that provides a means to support a range of device capabilities at high speeds that are consistent with existing NAND Flash designs and future proof support for new Flash Devices. ONFI 2.2 presents a clear evolutionary path to the NAND Flash storage by providing synchronous modes to achieve higher throughputs and to support higher density memories.

The UFC Core supports NAND Flash accesses at up to 200MTps (million transfers per second) with transfer size of 8bits or 16bits depending on the mode and Serial Flash accesses at up to 70Mbps enabling faster data access and boot times. The UFC is interoperated with Flash memories from various vendors (Samsung, Micron, Spansion, and others). The architecture is generic and modular to address user specific requirements with generic AXI/ AHB/ APB/ FIFO Interfaces. The core is designed to support both SLC and MLC NAND flash memories and is backward compatible with prior standards such as ONFI 1.0 and 2.0.

UFC IP core key features

  • NAND interface compliant to the new ONFI 2.2 specification
  • Configurable page size and spare area size
  • Supports both synchronous and asynchronous modes
  • Flexible boot support
    • From NAND, NOR, and Serial Flash devices
    • Configurable boot sector range
  • ECC Options for both Hamming code and BCH
  • Low power implementation
  • Low software overhead
  • NOR Flash extensible to Compact Flash

The UFC IP has advanced features such as synchronous and high speed modes of operation that are suited for integration into SoC platforms and storage devices. The UFC IP core can be used in various applications including, but not limited to SOCs with Flash Interfaces for boot/ storage, controllers and media devices with large storage requirements, storage controllers, Flash-based storage systems.

Posedge provides, as part of the IP licensing package, reference drivers and extensive customer support. The IP package consists of Verilog RTL code, self checking OVM based testbench and testcases, synthesis scripts, and elaborate documentation with functional coverage results. Posedge also offers a suite of design services for customization and integration of the IP cores into customer's ICs or FPGAs for prototyping.

Go to the Posedge, Inc. website for details.

E-mail Posedge, Inc. for more information.

Read more about
Posedge, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, universal flash controller (UFC) soft IP cores, intellectual property, Posedge,
597/30644 2/5/2010 1610 135


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.4375