Page loading . . .

  
 Category: News: News Archive 2010: Thursday, May 23, 2013
Open-Silicon Increases Global Presence with Open-Silicon Japan  
 Printer friendly
 E-Mail Item URL

February 23, 2010 -- Open-Silicon, Inc. has launched Open-Silicon Japan with headquarters in the Landmark Tower, Yokohama, Japan. Open-Silicon's expansion to Japan enables the company to support the escalating demand for low-power ICs-both next-generation ASICs and "power-down derivatives" required in the mobile, consumer, networking, and server products that come from Japan.

Open-Silicon offers a strong low-power capability with its PowerMAX technology, which provides low-power design techniques like back biasing, custom low power cells, and power recovery. The company also recently joined the Power Forward Initiative, a low-power industry group.

Open-Silicon attributes much of its success to the OpenMODEL,the semiconductor industry's first end-to-end custom SOC development solution based on a revolutionary business model that provides a seamless, low-cost, and low-risk alternative to traditional models for complex ASIC design and development. Designers can choose their foundry, package supplier, and IP from any available on the open market, or they can ask Open-Silicon to propose complete solutions leveraging the best available technology. In addition, Open Silicon continues to broaden its ecosystem partnerships and expand it design capabilities. The company recently acquired Silicon Logic Engineering (SLE) to increase the front-end capabilities for designing derivative ICs, which are increasingly in demand as semiconductor companies look to maximize the returns on their initial platform IC investments.

Go to the Open-Silicon, Inc. website to find additional information.

E-mail Open-Silicon, Inc. for more information.

Read more about
Open-Silicon, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, design services, foundry, foundry services, Open-Silicon,
597/30810 2/25/2010 702 95


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.4375