Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 25, 2013
MoSys Selects ClioSoft SOS Hardware Configuration-Management Platform to Leverage IP Reuse  
 Printer friendly
 E-Mail Item URL

April 6, 2010 -- ClioSoft, Inc. today announced that MoSys, Inc. has selected ClioSoft’s SOS Enterprise Edition hardware configuration management platform for rollout company-wide. SOS Enterprise Edition addresses the needs of large distributed enterprises by providing integrated data management within existing tool flows, easing management of hierarchically distributed designs, facilitating reuse of intellectual property and ensuring immediate, live, virtual on-site support when needed.

Seamlessly integrated with flows such as Cadence’s Virtuoso AMS and Custom IC Design, Synopsys’ Galaxy Custom Designer, Mentor’s ICstudio, and SpringSoft’s Laker Custom Layout Automation System, SOS Enterprise Edition promotes collaboration and enables efficient management of design data from concept to tape-out

"We are using ClioSoft’s SOS viaDFII HCM system to manage our Cadence Virtuoso AMS design data and are very pleased with the productivity improvement we have achieved," said Samir Mitra, Vice President of Corporate Development at MoSys, Inc . "SOS Enterprise Edition helps us easily partition projects and efficiently reuse IP across multiple projects."

Go to the ClioSoft, Inc. website to find additional information.

E-mail ClioSoft, Inc. for more information.

Read more about
ClioSoft, Inc.
and
MoSys, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, design reuse, design collaboration, ClioSoft, Monolithic System Technology, Inc. (MoSys)
597/31034 4/6/2010 1223 106


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.46875