Page loading . . .

  
 Category: News: News Archive 2010: Monday, May 20, 2013
Mistral and Esterel Technologies Announce Partnership to Expand SCADE Deployment in India  
 Printer friendly
 E-Mail Item URL

April 6, 2010 -- Mistral Solutions Pvt, Ltd. and Esterel Technologies, Inc. have announced a partnership to expand deployment of SCADE Suite and SCADE Display to critical embedded control application developers and critical embedded display application developers, respectively.

Mistral will offer the Esterel Technologies SCADE family of products in the Indian market to address mission and safety-critical software development needs in aerospace and defense, rail transportation, nuclear instrumentation and control, industrial, and medical applications. These environments often require qualification or certification under standards such as DO-178B up to Level A (aerospace and defense), EN 50128 SIL 3/4 (rail transportation), IEC 61508 SIL 3 (industrial), and IEC 60880 (nuclear instrumentation and control).

  • SCADE Suite, a formal model-based development environment for critical embedded applications provides formal state machine and data flow semantics for design entry as well as model-based verification. SCADE Suite has been qualified under DO-178B Level A and certified under EN 50128 to SIL 3/4 for Rail Applications and SIL 3 under IEC 61508 for Industrial Applications.
  • SCADE Display, an embedded graphics development environment dedicated to safety-critical display systems, intrinsically supports OpenGL-SC, the safety-critical variant of Open GL. SCADE Display KCG has been qualified under DO-178B, up to Level A for the Military and Aerospace industries.


Go to the Esterel Technologies, Inc. website to find additional information.

E-mail Esterel Technologies, Inc. for more information.

Read more about
Esterel Technologies, Inc.
and
Mistral Solutions Pvt, Ltd.
on SOCcentral.com


Keywords: embedded system design, EDA, EDA tools, electronic design automation, Mistral Solutions, Esterel Technologies,
597/31035 4/6/2010 905 106


Designer's Mall
0.3867188



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.4726563