Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, May 21, 2013
STMicroelectronics Adopts Mentor Graphics Veloce Emulation Platform for Its New Generation of Set-Top-Box Chip Sets  
 Printer friendly
 E-Mail Item URL

April 15, 2010 -- Mentor Graphics Corp. today announced that STMicroelectronics' Home Entertainment and Display group (HED), a leader in the provision of digital consumer applications, has adopted the Veloce platform for the system-level validation of its next-generation of digital SOCs for high-definition (HD) set-top-box (STB) applications.

STMicroelectronics (ST) chose the Veloce platform because of its high-performance Testbench XPress (TBX) transaction-based environment, and portfolio of iSolve vertical market solutions for the validation of digital standards associated with HDTV and STB.

"Meeting time-to-market goals for our digital consumer products requires advanced solutions that ensure the quality and integrity of our next-generation SOCs," said Thierry Bauchon, R&D Director, Home Entertainment & Displays, STMicroelectronics. "iSolve solutions have helped us anticipate and perform significant advances in the validation of our digital set-top-box chips with its associated software, bringing forward considerably more of the system-level validation of our designs during the pre-silicon phase. In particular, during the software-validation process, we could boot the full system using a real Ethernet connection, and decode video frames that we then transmitted over HDMI and analyzed to ensure compliance with the standard, allowing us to better meet our goals and achieve robust system validation."

Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, transaction level modeling, transaction-level modeling, TLM, emulators, emulation, Mentor Graphics, Veloce, STMicroelectronics,
597/31090 4/15/2010 2047 102


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.46875