Page loading . . .

  
 Category: News: News Archive 2010: Thursday, May 23, 2013
Actel Announces Keil's Support of New SmartFusion Intelligent Mixed-Signal FPGA Family  
 Printer friendly
 E-Mail Item URL

April 19, 2010 -- Actel Corp. today announced that Keil now supports the SmartFusion intelligent mixed-signal FPGA family in the Keil MDK-ARM Microcontroller Development Kit.

The latest release of MDK-ARM supports the ARM Cortex-M3 microcontroller subsystem (MSS) on SmartFusion devices and includes set-up files, device-specific views and example projects. MDK features the industry-standard compiler from ARM, the Keil uVision4 Integrated Development Environment, the fully functional RTX RTOS, and sophisticated analysis tools. MDK provides a complete development environment for creating, debugging and verifying embedded applications.

SmartFusion, the first intelligent mixed-signal FPGA, is the only device that integrates an FPGA, hard ARM Cortex-M3 based MSS and programmable analog, offering full customization and ease-of-use. SmartFusion devices meet the needs of hardware and embedded designers who require a true system-on-chip (SOC) solution that is more flexible than traditional fixed-function microcontrollers and less costly than soft processor cores on conventional FPGAs.

Availability

MDK-ARM v4.10 is available for download from the Keil website.

Go to the Keil website to find additional information.

E-mail Keil for more information.

Read more about
Keil
and
Actel Corp.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, ARM-based microcontrollers, MCUs, development kits, Actel, Keil, SmartFusion,
597/31097 4/19/2010 1541 166


Designer's Mall
0.3886719



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.4707031