Page loading . . .

  
 Category: News: News Archive 2010: Sunday, May 19, 2013
Magillem and DOCEA Power Partner for a "Power Aware" Platform Description Based On 1685IP-XACT  
 Printer friendly
 E-Mail Item URL

June 3, 2010 -- Magillem and DOCEA Power today announced they are joining their forces to work on a power-aware description using IEEE 1685IP-XACT.

Designers need to exchange power-related data and information in their platforms description and documentation and while standards suck as UPF and CPF are emerging for tools, an alignment is needed on the IP documentation side. Magillem with its IP platform assembly and DOCEA Power will provide a solution to exchange power-related information using the open IEEE 1685 IP-XACT format. The result of this collaboration on the description format will be donated and proposed to the standardization body.

"This partnership is a great opportunity to deliver the first integrated solution for managing power data through a well-known standard and secure specifications for complex system design development. The collaboration with Magillem, the leading provider of IEEE 1685 (IPXACT), will bring to our respective customers real productivity gains and a best-in-class solution." said Ghislain Kaiser, CEO of DOCEA Power.

Go to the DOCEA Power website to find additional information.

E-mail DOCEA Power for more information.

Read more about
DOCEA Power
and
Magillem
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, EDA, EDA tools, electronic design automation, power analysis, power optimization, low power design, low-power design, Magillem, DOCEA Power,
597/31479 6/3/2010 1535 103


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.46875