Page loading . . .

  
 Category: News: News Archive 2010: Thursday, May 23, 2013
TowerJazz CIS Technology Selected by Canesta for Consumer 3-D Image Sensors  
 Printer friendly
 E-Mail Item URL

June 22, 2010 -- TowerJazz today announced that Canesta, Inc. is using TowerJazz’s CMOS image sensor (CIS) technology to manufacture its CanestaVision 3-D image sensors. CanestaVision chips are the first single-chip CMOS 3-D image sensor SOCs for use in consumer desktop computing, TV and entertainment applications.

Next-generation consumer 3-D image sensors designed to enable a device to understand and interact with its environment will fuel the image sensor market. According to iSuppli, the CMOS image sensor market was $7.3 Billion in 2007. It is expected to grow to $9.7 Billion in 2012.

3-D image sensors enable consumers to interact with devices in natural ways and are expected to be widely deployed in a variety of markets including PC, consumer electronics and entertainment as well as many industry applications, among others. New mechanisms in which a user's actions or gestures drive the functions of a device have been proven by the success of recent video game and mobile phone products.

"We are seeing early versions of this in the form of waving at systems to control them," said Jim Spare, President and CEO of Canesta. "Our chips will enable systems to do this as well as the fine-grained, close-up control that goes beyond multi-touch and is key to future applications. Over the next decade, we are likely to see new, innovative applications that require an integrated 3-D image sensor with advanced characteristics."

Go to the TowerJazz website to find additional information.

Read more about
TowerJazz
and
Canesta, Inc.
on SOCcentral.com


Keywords: custom IC design, image sensors, foundries, foundry services, CMOS, TowerJazz,Canesta,
597/31654 6/23/2010 745 81


Designer's Mall
0.5



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.53125