Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, May 21, 2013
Global Unichip Selects TranSwitch for Next-Generation HDMI  
 Printer friendly
 E-Mail Item URL

June 28, 2010 -- TranSwitch Corp. today announced that Global UniChip Corp. (GUC) has adopted TranSwitch's HD-PXL-1.4 IP cores supporting the latest HDMI 1.4 specifications. Global Unichip will incorporate TranSwitch's IP cores in its ASIC service offering for consumer electronics applications.

"We have selected TranSwitch's IP for HDMI primarily because TranSwitch meets the full HDMI 1.4 rate requirement including support for full-rate 3D HDTV," said Dr. Keh-Ching Huang, Director of Marketing and IP Sourcing of GUC. "TranSwitch's field-proven track record in providing world-class intellectual property cores for high-speed interfaces gives us high confidence that it will accelerate the silicon success for our customers."

"Our HD-PXL-1.4 cores have a major performance advantage over competitors as we are the only IP provider that meets the full requirement of HDMI 1.4 including full-rate 3-D television," said Amir Bar-Niv, Vice President for Systems and Applications at TranSwitch.

Availability

The transmitter and receiver HD-PXL-1.4 cores are available today in the TSMC 65-nm process, and will be offered in 40-nm version later this year.

Go to the TranSwitch Corp. website to find additional information.

E-mail TranSwitch Corp. for more information.

Read more about
TranSwitch Corp.
and
Global UniChip Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, HDMI, TranSwitch, Global Unichip,
597/31677 6/29/2010 928 107


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.453125