Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, May 21, 2013
Posedge Announces High-Performance Unified-Security (MACsec + IPSEC) Solution  
 Printer friendly
 E-Mail Item URL

August 31, 2010 -- Posedge, Inc. has announced the availability of PE-UNISEC Soft IP Core that performs integrated MAC Security fully conforming to IEEE 802.1AE standard and IPSEC ESP protocol processing. Posedge has developed the PE-UNISEC engine leveraging its experience in Internet security technologies such as MACsec, IPSEC, SSL, and high-performance crypto infrastructure.

The PE-UNISEC solution is targeted for markets that require multiple security-protocol-processing support at the same time. The IP supports interleaving at 128-Byte boundaries thereby avoiding the need for full packet buffering. The internal resources such as the Crypto Engine, MIB Statistics, and Security Association Database are leveraged across different security protocol processors resulting in a drastic reduction in area and power consumption.

The IP supports line rate for all packet and frame sizes, and the cut-through architecture makes it a very low-latency engine. The IP is silicon-proven and interoperated with Layer 2/3 devices from various networking vendors. The architecture is very generic and highly modular to address customer specific requirements with generic FIFO and Host Interfaces.

"The PE-UNISEC further expands our portfolio of embedded security solutions and is built on our experience in developing security solutions from Layer 2 to Layer 4 with our customers," said Surya Hotha, Director of Marketing and Business Development at Posedge. "The IP is highly optimized and designed ground up for optimal power/ performance. Our new product enables customers to implement complete Layer 2 and Layer 3 security into networking gear such as Ethernet controllers, LAN-on-motherboard, and storage platforms."

PE-UNISEC IP Core key features

  • Complete in-line processing architecture scalable to higher (40Gbps) and lower speeds (1Gbps).
  • Optimal gate count vs frequency trade-off options.
  • Configurable number of 1-Gbps and 1-0Gbps ports.
  • Integrated IPSEC and MAC Security protocol processing.
  • IPv4 and IPv6 protocol support, Tunnel and Transport mode processing.
  • Optional hardware-based classification engine.
  • Configurable number of secure associations with SA back-up feature.
  • AES-GCM support for crypto and authentication.
  • Anti-replay verification on ingress.
  • Encryption/decryption and authentication with ICV generation/ verification.
  • MIB counter update as per the MACsec Standard with generic AHB/ AXI/ APB/ LMI Interface.

Posedge provides, as part of the IP licensing package, Verilog RTL code, self-checking OVM based testbench and testcases, synthesis scripts, reference drivers, elaborate documentation with functional coverage results, and extensive customer support. Posedge also offers a suite of design services for customization and integration of the IP cores into customer's ICs or FPGAs for prototyping.

Go to the Posedge, Inc. website to find additional information.

E-mail Posedge, Inc. for more information.

Read more about
Posedge, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Internet security, Posedge,
597/32060 9/1/2010 947 150


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.515625