Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, May 21, 2013
Xilinx and Coreworks Deliver Wide Range of Professional Audio Codecs, Including Dolby  
 Printer friendly
 E-Mail Item URL

September 10, 2010 -- Xilinx, Inc. and Coreworks SA today announced the first availability of a range of new Dolby audio technology and other audio codec IP cores for compressing multi-channel audio in field programmable gate arrays (FPGAs). Integrating these codecs into a single FPGA eliminates the need for digital signal processor (DSP) farms related to high-density multichannel audio streaming applications, thereby lowering overall cost, power consumption and circuit board area.

"Consumers increasingly want surround sound on a wide variety of entertainment platforms including TV, video over IP, and in video games," said Jose T. de Sousa, President of Coreworks. "These new codecs are optimized for Xilinx FPGAs so that broadcast equipment manufacturers can keep up with a fast paced market as they deliver solutions to content providers and producers."

Coreworks designed the new IP cores to fully support Dolby Digital, AAC+ and MPEG-1 Layer II for distribution to the home and Dolby E from professional studio to studio. This support helps designers exploit the parallel processing capabilities of FPGAs for more performance, while lowering bill of material costs through reduced board component count.

"Prior to the development of these cores, all Dolby sound encoding and decoding hardware implementation was available only on DSPs," said Dean Westman, Vice President, Communications Business at Xilinx. "For OEMs working to meet the needs of professional audio encoding and decoding with very high channel counts, the new FPGA-compliant codecs offer reduced power consumption, increased device density, reduced cost and a simplified bill of materials."

Xilinx Broadcast Targeted Design Platform

The new audio codecs make up the IP components of Xilinx's Targeted Design Platform approach that gives developers the ability to stay focused on product differentiation throughout the design cycle and into production in the face of constantly evolving standards and demands on performance. These platform components include IP cores, design environments and reference designs, along with a base set of digital audio/ video development boards and industry standard FPGA Mezzanine Cards (FMC).

For broadcast applications, the Targeted Design Platform approach simplifies the development of complete broadcast audio and video interface solutions, including triple-rate SDI solutions with support for standard definition TV to 3D TV and beyond in a single programmable device. It also enables the earliest possible adoption of emerging standards, such as DisplayPort, rapidly replacing DVI (Digital Visual Interface), and new Ethernet AVB (Audio Video Bridging) technology that guarantees timing and bandwidth availability in IP networks.

Availability and Pricing

The cores are available from Coreworks starting in October at a cost starting at $10,000, with additional licensing fees for the Dolby cores. Bundles are available which combine different IP cores.

Go to the Xilinx, Inc. website to find additional information.

Read more about
Xilinx, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, audio codecs, Xilinx, Coreworks,
597/32098 9/14/2010 778 129


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.453125