Page loading . . .

  
 Category: News: News Archive 2010: Wednesday, May 22, 2013
Cryptography Research and Tiempo Announce Agreement for Differential Power Analysis Countermeasures Patents  
 Printer friendly
 E-Mail Item URL

September 22, 2010 -- Cryptography Research, Inc. and Tiempo today announced an agreement which will enable Tiempo to develop DPA countermeasures for use by licensees of Cryptography Research's DPA patents.

"Tiempo clockless design technology is very well-suited for secured low-power applications. Thanks to the use of Cryptography Research's patented DPA countermeasures, Tiempo is now able to deliver what we consider to be the most secure and power efficient microcontroller and cryptoprocessor IP cores on the market," said Serge Maginot, CEO at Tiempo.

DPA is a form of attack that involves monitoring the fluctuating electrical power consumption of a target device and then using advanced statistical methods to derive cryptographic keys and other secrets. Strong countermeasures to DPA help protect tamper-resistant products used in applications such as banking, pay television, mass transit, secure ID and wireless telecommunications.

Cryptography Research has been awarded a portfolio of over 50 patents covering countermeasures to DPA attacks, with additional patent applications pending worldwide.

Go to the Tiempo website to find additional information.

E-mail Tiempo for more information.

Read more about
Tiempo
and
Cryptography Research, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, microcontrollers, MCUs, encryption, Cryptography Research, Tiempo,
597/32193 9/22/2010 851 117


Designer's Mall
0.46875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.625