Page loading . . .

  
 Category: News: News Archive 2010: Wednesday, June 19, 2013
MIPS Technologies Joins TSMC IP Alliance  
 Printer friendly
 E-Mail Item URL

October 11, 2010 -- MIPS Technologies, Inc. has joined the TSMC (Taiwan Semiconductor Manufacturing Company) Soft IP Alliance Program to speed customers' time-to-market. Through the Soft IP Program, TSMC is expected to provide specific design documents and technology information so that MIPS and other Alliance partners can optimize IP cores for TSMC's process technologies. The companies will also collaborate on roadmap alignment to expedite IP readiness.

"By sharing design, technology and roadmap information with TSMC, we can drive toward closer alignment and speed development for our many customers who work with TSMC on chip fabrication," said Art Swift, Vice President of Marketing and Business Development, MIPS Technologies.

"The combination of TSMC's technologies and manufacturing capability with MIPS Technologies' soft IP cores will enable customers to gain early insight into the power, performance and area trade-offs inherent in their SOC designs. This is an increasingly critical factor in meeting time-to-market objectives," said Dan Kochpatcharin, Deputy Director, IP Portfolio Marketing at TSMC.

TSMC's new Soft IP Program enriches TSMC's IP alliance portfolio, encourages soft IP innovation and reuse through TSMC's Open Innovation Platform initiative, and aims to deliver power, performance and area optimization that is important at advanced technology nodes.

Go to the MIPS Technologies, Inc. website to find additional information.

E-mail MIPS Technologies, Inc. for more information.

Read more about
MIPS Technologies, Inc.
and
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: IP, intellectual property, cores, ASICs, ASIC design, MIPS Technologies, TSMC (Taiwan Semiconductor Manufacturing Company,
597/32326 10/11/2010 701 135
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.46875