Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 25, 2013
Silego Technology Announces GreenPAK Designer for Mac  
 Printer friendly
 E-Mail Item URL

November 1, 2010 -- Silego Technology, Inc. today announced the release of its new GreenPAK Designer for Mac software. This version of Silego's GreenPAK Designer was created to provide Apple Mac users with a graphical schematic design tool for the GreenPAK device (a one-time programmable mixed-signal micro-FPGA).

The GreenPAK Designer for Mac software is extremely intuitive for circuit designers, due to the graphical interface and circuit design requiring no programming language or compiler. GreenPAK Designer works in conjunction with Silego's GreenPAK Programmer (a USB-based programming stick) to give circuit designers the ability to create custom highly integrated circuit designs.

"The development of GreenPAK Designer for Mac is part of Silego's focus to bring innovative solutions to all electronic designers. The concepts of GreenPAK Designer and the USB GreenPAK programming stick allow engineers the ability to create, program and test stand alone circuit designs in mere minutes," said Aron Cooperman, Product Marketing Manager at Silego. "To create a circuit design in GreenPAK Designer for Mac is as simple making a block diagram on a piece of paper for an engineer."

Pricing and Availability

GreenPAK Designer for Mac is available for download free of charge at Silego's website. GreenPAK development kits are available from Silego directly for $19.95. The kit includes the USB programmer, USB cable and 50 SLG46200V GreenPAK units, everything needed to start circuit design and programming.

Go to the Silego Technology, Inc. website to find additional information.

E-mail Silego Technology, Inc. for more information.

Read more about
Silego Technology, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Silego Technology, GreenPAK Designer, schematic entry,
597/32481 11/2/2010 582 103


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.484375