Page loading . . .

  
 Category: News: News Archive 2010: Sunday, May 26, 2013
AuthenTec Enhances Embedded Security of AppliedMicro's New PacketPro Multicore Embedded Processors  
 Printer friendly
 E-Mail Item URL

November 9, 2010 -- AuthenTec, Inc. today announced that AppliedMicro Corp. has selected AuthenTec's Embedded Security for integration into its new PacketPro multicore process system-on-chip (SOC) family. The PacketPro family incorporates AuthenTec's SafeXcel EIP-96 Inline Packet Engine, SafeXcel EIP-28 Public Key Accelerator (PKA) and SafeXcel EIP-75 True Random Number Generator (TRNG), removing processor load from the PacketPro and enhancing its ability to provide end-to-end security for a wide range of mission-critical applications in wireless and wired networking, multi-function printer, industrial and access point markets.

AuthenTec's SafeXcel EIP-96 is an efficient packet engine for multicore SOC designs, accelerating cryptographic operations within the PacketPro device. The EIP-96 also implements data-manipulation instructions including data insertion, data removal, data replacement and retrieval. The PacketPro also integrates AuthenTec's SafeXcel EIP-28 PKA, which is a cost-effective and power-efficient solution for accelerating public key cryptography based on algorithms including RSA, DSA, DH, ECC and ElGamal encryption.

AppliedMicro's PacketPro also includes AuthenTec's SafeXcel EIP-75 TRNG to enhance secure data communications, secure electronic transactions and secure data storage. The TRNG is used to generate keys, initialize vectors, cookies, and generate numbers or bitstreams that are used only once (nonces). This embedded security combination from AuthenTec enhances the cryptographic security features of the PacketPro while conserving processor load and reducing power consumption.

"We chose AuthenTec's industry-proven embedded-security IP for use in our PacketPro because it adds critical security functionality and high-speed cryptographic features without compromising processor throughput needed for today's complex, high-speed data communications and electronic transaction tasks," said Vinay Ravuri, Vice President and General Manager of AppliedMicro's Processing Products Division. "AuthenTec provided an easy-to-integrate and highly compatible IP offering that helped us achieve the security and performance goals established for this new SOC processor."

About AppliedMicro's PacketPro

AppliedMicro developed the PacketPro multicore SOC architecture specifically in response to developers' need to manage abundant on-chip resources as the industry shifts from single-core to multi-core applications. PacketPro is AppliedMicro's second-generation of embedded processor SOC and the first to feature off-load of critical features for multicore processors with expandability for multiple PowerPC processors with frequency capabilities ranging in performance from 600MHz to 2.0GHz and beyond. The SOC subsystem design features the Scalable Lightweight Intelligent Management processor or SLIMpro to enable breakthrough flexibility in SOC power management, protected asymmetric multiprocessing (PMP), failover protection, resiliency and end-to-end security. More information about PacketPro can be found on the AppliedMicro website.

Go to the AuthenTec, Inc. website to find additional information.

Read more about
AuthenTec, Inc.
and
AppliedMicro Corp. (AMCC)
on SOCcentral.com


Keywords: embedded systems, embedded system design, microprocessors, MPUs, multicore processors, multi-core processors, IP, intellectual property, cores, encryption, decryption, AuthenTec, AppliedMicro (AMCC), system-on-chip, SoC,
597/32526 11/9/2010 805 106


Designer's Mall
0.3911133



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  0.4692383