Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1638 Entries)
CAST Offers 12-bit JPEG Extended Sequential, DICOM-Compatible IP Core 

May 12, 2010 -- CAST, Inc. is now offering the only encoder core that supports both the Baseline (8-bit) and Extended Sequential (12-bit) modes of the JPEG image compression standard. This, plus a fast, compact design make the new JPEG-E- ... read more

NXP to Offer 50 RF/ Microwave Products Based on SiGe:C BiCMOS Process Technology 

May 12, 2010 -- NXP Semiconductors today announced the launch of a series of new products developed in the latest SiGe (silicon germanium) process technology. NXP will offer a total of more than 50 products based on SiGe:C by end of 2010. ... read more

VeriSilicon Expands SOC Platform with On2 Technologies Finland's Silicon Proven Video Solutions 

May 11, 2010 -- VeriSilicon Holdings Co. Ltd. (VeriSilicon) and On2 Technologies Finland Oy (On2 Finland) today announced a wide-ranging partnership that adds the multi-format video encode/ decode solutions from On2 Finland to VeriSilicon ... read more

Sidense Raises $5 Million in Venture Capital to Expand Product Development 

May 11, 2010 -- Sidense Corp. has raised $5 million in a Series B, growth capital venture capital financing round led by VentureLink Funds of Canada. Also participating in this round of funding are existing funding partners Tech Capital ... read more

MIPS64 Architecture Powers Cavium Networks' New Multi-Core Processors 

May 11, 2010 -- MIPS Technologies, Inc. announced that its MIPS64 architecture is powering the new Octeon II CN68XX/67XX processor families introduced today by Cavium Networks. The new processors integrate 8 to 32 enhanced MIPS64 cores wi ... read more

Magma’s Titan Supports IPL 1.0 Standard for Interoperable Process Design Kits 

May 11, 2010 -- Magma Design Automation, Inc. announced today that the Titan Mixed-Signal Platform has been validated to support the interoperability and accuracy requirements of the IPL 1.0 Interoperable Process Design Kit (iPDK) standar ... read more

Lattice Semiconductor Plans SRIO Interoperability with Cavium Networks' Octeon II Processors 

May 11, 2010 -- Lattice Semiconductor Corp. has announced plans to interoperate between Cavium Networks' Octeon II CN63XX processors and the LatticeECP3 FPGA family via a Serial Rapid IO (SRIO) Specification 2.1 link. SRIO is commo ... read more

Actel's New Core1553 Development Kit Gives Access to MIL-STD-1553B Bus Evaluation System Based on Fusion Mixed-Signal FPGAs 

May 12, 2010 -- Actel Corp. today announced the new Core1553 Development Kit, providing a self-contained benchtop 1553 bus development system. This new development kit provides Actel's military and aerospace customers with an easy-to-use ... read more

Innovasic Semiconductor Announces Downloadable Profinet Connectivity Solution 

May 10, 2010 -- Innovasic Semiconductor, Inc. has announced the availability of its new RapID Platform connectivity solution for Profinet RT devices. Engineers that need to add Profinet RT to their automation products can now download eve ... read more

RF Micro Devices Announces Qualification of Second Gallium Nitride Process Technology 

May 10, 2010 -- RF Micro Devices, Inc. (RFMD) today announced the successful qualification of RFMD's second high-power gallium nitride (GaN) process technology, expanding the company's portfolio of compound semiconductor technologies. ... read more

Nominations Requested for EDA Industry's Prestigious Phil Kaufman Award  Featured

May 10, 2010 -- Nominations for this year’s recipient of the Phil Kaufman Award for Distinguished Contributions to Electronic Design Automation (EDA) are being accepted until Wednesday, June 30, 2010. Sponsored by the EDA Consortium ( ... read more

Magma Announces SiliconSmart ACE Memory Characterization 

May 10, 2010 -- Magma Design Automation, Inc. today announced SiliconSmart ACE memory characterization, the latest addition to the SiliconSmart IP characterization and modeling product line. By embedding Magma’s ultra-fast FineSim Pro sim ... read more

Empirix Cuts FPGA Development Time with GateRocket 

May 10, 2010 -- GateRocket, Inc. today announced that Empirix, Inc. significantly reduced the development time for its latest complex FPGA-based design using GateRocket's RocketVision and RocketDrive debug and verification solutions. Empi ... read more

AWR's New iFilter Software Streamlines Synthesis of Lumped-Element and Distributed Filters 

May 10, 2010 -- AWR Corp. today announced its new iFilter technology, developed specifically for synthesis of lumped-element and distributed filters. The iFilter module runs seamlessly within AWR’s Microwave Office high-frequency design s ... read more

TI's FilterPro v3.0 Design Tool Eases Amplifier Filter Design 

May 10, 2010 -- Texas Instruments, Inc. (TI) today introduced the latest version of its FilterPro design tool. FilterPro v3.0 offers a new and improved user interface and a more accurate and robust filter design engine, thanks to updates, ... read more

TI Launches DaVinci DMVA2 Megapixel IP Camera SOC with Smart Analytics 

May 10, 2010 -- Texas Instruments, Inc. (TI) has introduced the DaVinci DMVA2 video processor. Video surveillance and security customers can easily utilize integrated smart analytics that run on TI's first generation vision co-processor ... read more

OCP-IP Delivers IEEE1685 OCP Vendor Extensions Fully Compatible with IP-XACT 1.4 

May 10, 2010 -- The OCP International Partnership (OCP-IP) today announced the availability of an Open Core Protocol (OCP) package of Vendor Extensions for IP-XACT. Vendor Extensions provide a way to fully describe the configurable OCP in ... read more

TowerJazz Announces Next-Generation SiGe Technology for High-Volume Consumer RF Applications 

May 10, 2010 -- TowerJazz today announced design kit availability for its next-generation 130-nm SiGe BiCMOS technology (SBL13) for high-volume consumer RF applications. The SBL13 process combines SiGe bipolar performance with a mature 13 ... read more

NetLogic Microsystems Utilizes Altos’ Liberate MX for Embedded Memory Characterization on 40-nm Tapeout 

May 10, 2010 -- Altos Design Automation, Inc. today announced that NetLogic Microsystems has adopted Liberate MX for instance-specific memory characterization. NetLogic Microsystems has successfully used the Altos product to characterize ... read more

Apache Introduces PathFinder Full-Chip ESD Physical-Integrity Solution 

May 10, 2010 -- Apache Design Solutions today announced PathFinder, a full-chip electrostatic discharge (ESD) physical-integrity solution to address the increasing reliability challenges faced by nanometer designs. It boasts new approache ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.890625