Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
HiSilicon Adopts Cadence Mixed-Signal and Low-Power Technologies 

April 12, 2010 -- Cadence Design Systems, Inc. today announced that HiSilicon Technologies Co., Ltd. has expanded its collaboration with Cadence on its advanced wireless and networking chip designs. HiSilicon has expanded its use o ... read more

STATS ChipPAC Implements 300-mm Manufacturing for eWLB Technology 

April 12, 2010 -- STATS ChipPAC, Ltd. today announced that it has expanded the embedded Wafer-Level Ball Grid Array (eWLB) technology to reconstituted 300-mm wafers. According to STATS ChipPAC, it is the first in the semiconductor industr ... read more

Kozio Introduces In-System Diagnostics for Embedded Applications Using AppliedMicro's 460GTx and 460SX Processors 

April 13, 2010 -- Kozio, Inc. today announced the expansion of its in-system diagnostics solution to support the PowerPC 460GTx and 460 SX storage processors from Applied Micro Circuits Corp. Kozio's solution includes at-speed functional ... read more

Lattice Accelerates PCI Express System Design with New Low-Cost LatticeECP3 Development Kit 

April 12, 2010 -- Lattice Semiconductor Corp. today announced the availability of a new low-cost PCI Express development kit for its LatticeECP3 family of low-power FPGAs. Based on a new ECP3 PCI Express solutions board, the kit accelerat ... read more

LSI Adopts Broad Range of Cadence Mixed-Signal Technologies 

April 13, 2010 -- Cadence Design Systems, Inc. today announced that LSI Corp. signed a multi-year agreement for key Cadence mixed-signal technology. After reviewing competitive offerings, LSI chose Cadence technology for its leading mixed ... read more

Mentor Graphics Extends DO-254 Platform Offering with Enhanced HDL Coding Standards 

April 13, 2010 -- Mentor Graphics Corp. today announced the availability of the HDL Designer tool's enhanced set of HDL coding checks for DO-254 compliance. This is the latest addition to Mentor's platform of tools that enable a requireme ... read more

New Cypress CyClockWizard Software Tool Streamlines Selection and Customization of Programmable Timing Solutions 

April 13, 2010 -- Cypress Semiconductor Corp. today announced a new software tool for selection and customization of Cypress’s programmable timing solutions. The 1.0 tool includes a parametric search engine that lets designers quickly ide ... read more

NTT Electronics Completes a Graphic SOC Design Using Arteris NoC Technology 

April 12, 2010 -- Arteris announced today that NTT Electronics has adopted its Network-on-Chip (NoC) technology for the on-chip communications requirements for NTT Electronics' SOC design applications. The company successfully completed a ... read more

NXP to Demonstrate New Class of DSC Based on ARM Cortex-M4 

April 12, 2010 -- NXP Semiconductors today announced that it will demonstrate working silicon of its newest microcontrollers based on the ARM Cortex-M4 processor at ESC Silicon Valley 2010. NXP is one of the first ARM partners to license ... read more

Global Unichip Licenses Comprehensive ARM IP Portfolio  Featured

April 12, 2010 -- Global Unichip Corp. (GUC) and ARM today announced that GUC has licensed a comprehensive ARM IP portfolio including all the available ARM Cortex and Mali family processors, a wide range of ARM physical IP, system ... read more

STARC Adopts Calypto’s PowerPro MG In Its STARCAD-CEL Version 4.0 Design Flow  

April 12, 2010 -- Calypto Design Systems, Inc. today announced that the Semiconductor Technology Academic Research Center (STARC) has adopted Calypto’s PowerPro MG product for its STARCAD-CEL Version 4.0 design flow. PowerPro MG a ... read more

Apache Design Solutions' Power and Noise Platforms Adopted by Aptina 

April 13, 2010 -- Apache Design Solutions, Inc., today announced that Aptina has adopted Apache’s RedHawk-NX and Totem-MMX solutions for accurate analysis, optimization, and sign-off of Aptina’s CMOS image sensor designs. Aptina selected ... read more

Sunplus Raises Quality of Multimedia IC Verification with SpringSoft Functional Qualification System 

April 12, 2010 -- SpringSoft, Inc. today announced that Sunplus Technology Co., Ltd. has adopted its Certitude Functional Qualification System. The Certitude software enables Taiwan-based Sunplus to improve the effectiveness of har ... read more

TSMC Expands Cadence Tool Support In Integrated Sign-Off Flow By Adding Synthesis, Place and Route, and RC Extraction 

April 12, 2010 -- Cadence Design Systems, Inc. today announced that it increases tool support in TSMC's 65-nm integrated sign-off flow by introducing RTL Compiler, EDI System, QRC Extraction and Encounter Timing System for Signal Integrit ... read more

Augusta Technology Selects Denali Databahn IP for Its Mobile Multimedia Processor 

April 14, 2010 -- Denali Software, Inc. today announced that Augusta Technology USA, a mobile digital solutions company, has selected Denali's Databahn LPDDR1-SDRAM controller and PHY intellectual property (IP) products for incorporation ... read more

CAST Offers First 12-bit JPEG Extended Sequential, DICOM-Compatible IP Core 

April 13, 2010 -- Semiconductor IP provider CAST, Inc. now offers the only encoder core that supports both the Baseline (8-bit) and Extended Sequential (12-bit) modes of the JPEG image compression standard. This, plus a fast, compact desi ... read more

CoreEL Launches Advanced Video Decoding Solutions 

April 14, 2010 -- CoreEL Technologies today announced the availability of three new video decoding IP solutions that include: an integrated broadcast-grade H.264 and MPEG-2 HD decoder solution on a single Xilinx Virtex-6FPGA.; a MPEG-2 4: ... read more

Express Logic ThreadX Available for Tensilica's New Third-Generation Diamond Standard Dataplane Processor Cores 

April 14, 2010 -- Tensilica, Inc. and Express Logic, Inc. today announced that Express Logic's ThreadX real-time operating system (RTOS) is now available for Tensilica's new third-generation dataplane processor (DPU) cores. Designe ... read more

Synopsys Expands IP OEM Partner Program with Two New Members 

April 14, 2010 -- Synopsys, Inc. today announced that eSilicon and Brite Semiconductor have joined the Synopsys IP OEM Partner Program along with renewed members Global Unichip and Open-Silicon. Through the IP OEM Partner Program, members ... read more

Virage Logic Announces AEON Multi-Time Programmable Parallel NVM Qualified in TSMC 130-nm G Process 

April 13, 2010 -- Virage Logic Corp. today expanded its portfolio of multi-time programmable (MTP) non-volatile memory (NVM) with the qualification of AEON MTP Parallel NVM at TSMC. AEON MTP Parallel NVM now available in 130-nm G process ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.84375