Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
Cypress Introduces PSoC 3 and PSoC 5 Device Selection Tool Helps Designers Customize PSoC Solutions 

March 30, 2010 -- Cypress Semiconductor Corp. has introduced a new online product selection tool for its new PSoC 3 and PSoC 5 architectures. The Electronic Product Selector Guide, streamlines the selection of the optimal PSoC device base ... read more

Sondrel Adopts Azuro Clock Tree Synthesis Solution to Deliver Lowest Power 

March 30, 2010 -- Azuro, Inc. today announced that Sondrel, Ltd. has adopted Azuro’s PowerCentric clock tree synthesis solution. Sondrel specializes in low-power and high-performance IC design services based on the Helium design fl ... read more

QuickLogic First to Market Display Controller Solution Supporting 60-fps Content Refresh Over MDDI Type 2 

March 29, 2010 -- QuickLogic Corp. has delivered the first complete display controller solution using the Type 2 interface for Smartbook, Smartphone and Tablet applications using Qualcomm chipsets. In addition, QuickLogic has verified t ... read more

IDT Introduces Programmable Low-Power Timing Devices Optimized for Portable Consumer Applications 

March 29, 2010 -- Integrated Device Technology, Inc. (IDT) today announced the newest members of its VersaClock family of timing devices. The VersaClock low-power (LP) devices are programmable clock generators specifically designed to red ... read more

MIPS Technologies and Virage Logic Partner to Offer Optimized Embedded Memory IP 

March 29, 2010 -- MIPS Technologies, Inc. and Virage Logic Corp. are teaming to offer optimized embedded memory IP for joint customers. With SRAM memory instances from the Virage Logic ASAP 90nm and SiWare 65GP high-density SRAM co ... read more

EnSilica Launches Major New Version of Its eSi-RISC Development Suite 

March 29, 2010 -- EnSilica, Ltd. has launched eSi-RISC Development Suite v2.1 which provides a comprehensive platform for easily evaluating EnSilica's family of eSi-RISC configurable, low-power soft processor cores, along with a complete ... read more

Design Compiler 2010 Doubles Productivity of Synthesis and Place-and-Route  Featured

March 29, 2010 -- Synopsys, Inc. today introduced Design Compiler 2010, the latest RTL synthesis innovation within the Galaxy™ Implementation platform, which delivers a two-fold speed-up in the synthesis and physical implementation flow.< ... read more

Cadence Teams with AcAe to Accelerate Transition to Allegro PCB Products 

March 29, 2010 -- Cadence Design Systems, Inc. is teaming with AcAe (American Computer Aided Engineering), a dedicated CAD/CAE support services provider and design bureau, to assist designers transitioning from competing legacy CAD ... read more

Altera Rolls Out Production Shipments of Low-Cost, Low-Power Cyclone IV FPGAs 

March 29, 2010 -- Altera Corp. today announced production shipment of its Cyclone IV FPGAs. The company also announced the availability of the Cyclone IV GX-based Transceiver Starter Kit. Altera's Cyclone IV FPGAs are designed for cost-s ... read more

MoSys Acquires MagnaLynx 

March 26, 2010 -- MoSys, Inc. today announced that it has acquired MagnaLynx, Inc. a developer of high-speed, low-power serial chip-to-chip communications technology. Founded in Ames, Iowa in 2003, MagnaLynx specializes in high-performanc ... read more

IAR Systems Supports Actel's New SmartFusion Intelligent Mixed-Signal FPGAs 

March 29, 2010 -- IAR Systems AB is now supporting Actel's SmartFusion devices that integrate an FPGA, ARM Cortex-M3-based microcontroller subsystem and programmable analog on a single chip. IAR Embedded Workbench seamlessly combines with ... read more

Pigeon Point Systems Delivers New MMC Management Solution Using SmartFusion Intelligent Mixed-Signal FPGAs 

March 29, 2010 -- Pigeon Point Systems, an Actel company, today announced a new Module Management Controller (MMC) Board Management Reference (BMR) Starter Kit based on Actel's SmartFusion mixed-signal FPGAs. SmartFusion integrates an FPG ... read more

Pigeon Point Systems Announces IPMC and Carrier IPMC BMR Starter Kits Using SmartFusion Mixed-Signal FPGAs 

March 29, 2010 -- Pigeon Point Systems, an Actel company, today announced new AdvancedTCA (ATCA) IPM Controller (IPMC) and ATCA/AdvancedMC (AMC) Carrier IPMC Board Management Reference (BMR) Starter Kits using Actel's new SmartFusion inte ... read more

Bluespec High-Level Synthesis Toolset Selected by Panasonic 

March 25, 2010 -- Bluespec, Inc. announced today that the Bluespec high-level synthesis toolset for the development of system-on-chip (SOC) designs has been selected by Panasonic Corp.’s Strategic Semiconductor Development Center. It will ... read more

Kilopass First to Offer Logic Non-Volatile Memory (NVM) in TSMC 40-nm and 45-nm LP Processes 

March 25, 2010 -- Kilopass Technology, Inc. announced today that its XPM embedded one-time programmable (OTP) NVM technology is the first to complete TSMC IP-9000 Level 4 qualification and skew characterization in both the TSMC 40-nm and ... read more

Altera and Apical Deliver HD Wide Dynamic Range FPGA Solution for Surveillance 

March 24, 2010 -- Altera Corp. and Apical, Ltd. have announced the first high-definition wide dynamic range (WDR) CMOS image-sensor-processing solution for video-surveillance cameras. Altera and Apical's complete solution ensures s ... read more

IntegrIT Joins Tensilica's Xtensions Partner Network for DSP Software Services 

March 24, 2010 -- Tensilica, Inc. today announced that IntegrIT, a supplier of DSP (digital signal processing) software solutions, has joined Tensilica's Xtensions partner network to provide vital software components, including the ... read more

IC Mask Design Completes Physical Design of Video Processor IC on 65-nm Technology Node 

March 24, 2010 -- IC Mask Design, Ltd. has successfully completed the digital physical design implementation of the Movidius, Ltd. Myriad SOC on a TSMC 65-nm technology node. IC Mask Design had the responsibility for the complete b ... read more

Denali Software and Carbon Team for Transaction-Level Model Distribution 

March 24, 2010 -- Denali Software, Inc. and Carbon Design Systems, Inc. are collaborating to provide designers with cycle-accurate models of Denali's configurable Databahn DDR SDRAM controller IP for virtual platforms. Databahn IP ... read more

IP Cores Ships an AES Encryption Core Supporting the EAX' Encryption Mode of ANSI C12.22 

March 24, 2010 -- IP Cores, Inc. has shipped an AES encryption IP core supporting the new EAX encryption mode.

"Our new GCE1 family of cores supports EAX', GCM, CCM, and CCM encryption modes of the AES (Rijndael) cipher," said Dm ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.890625