Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
Agilent Technologies' ADS 2010 to Support Emerging IBIS-AMI Modeling Standard 

February 1, 2010 -- Agilent Technologies, Inc. today announced its support for IBIS-AMI (Algorithmic Modeling Interface), a modeling standard for SerDes transceivers created to enable fast, statistically significant analysis of high-speed ... read more

Virage Logic's 45-nm and 28-nm SiWare Memory Compilers Automatically Support Calypto's PowerPro MG tool 

February 1, 2010 -- Calypto Design Systems, Inc. today announced that Virage Logic Corp.’s 45-nm and 28-nm SiWare Memory compilers now automatically generate PowerPro MG power-optimization models for reducing system-on-chip (SOC) e ... read more

Bosch Security Systems Selects Synfora's PICO C Synthesis Tool to Accelerate FPGA Development 

February 1, 2010 -- Synfora, Inc. today announced that Bosch Security Systems has selected PICO C Synthesis tool for FPGA development as its C Synthesis solution to accelerate the prototyping and synthesis of C algorithms in product devel ... read more

Black Sand Acquires CMOS Power Amplifiers IP from Silicon Laboratories 

February 2, 2010 -- Black Sand Technologies, Inc. today announced that it previously acquired a patent portfolio related to CMOS power amplifiers (PAs) from Silicon Laboratories.

According to the terms of the transaction, Black Sand ... read more

Tensilica Introduces HiFi EP DSP Core for High-Quality Audio in Home Entertainment and Smartphone Applications 

February 1, 2010 -- Building on the success of its HiFi 2 Audio DSP, Tensilica, Inc. today introduced HiFi EP, a superset of the HiFi 2 architecture that is optimized for simultaneous multichannel codec support and/or continuously expandi ... read more

Cypress and Keil Team Up to Deliver High-Performance Compiler Options for Cypress's New PSoC 3 and PSoC 5 Architectures 

February 1, 2010 -- Cypress Semiconductor Corp. has teamed up with Keil, the tools division of ARM, to deliver high-performance compiler options for the PSoC Creator IDE for the PSoC 3 and PSoC 5 programmable system-on-chip archite ... read more

ROHM Signs Major 1T-SRAM Technology License Agreement with MoSys 

February 1, 2010 -- MoSys, Inc. today announced that ROHM Co., Ltd., a leading electronics company, has signed a major technology license agreement for MoSys' 1T-SRAM embedded memory technology. The technology license agreement will enabl ... read more

Chipus Partners with LFoundry to Develop Analog IP Cores 

February 1, 2010 -- Brazilian start-up Chipus Microelectronics and Landshut Silicon Foundry (LFoundry) have established a partnership to develop ultra-low power analog IPs for mixed-signal and RF IC applications. The idea behind th ... read more

ON Semiconductor Adds New Clock and Data Driver ICs to Its Family of Clock Management Products 

February 1, 2010 -- ON Semiconductor has announced an expansion of its family of clock drivers with the release of the NB7L585, NB7L585R, NB7V585M and NB7V586M differential 2:1 mux input to 1:6 devices, and the NB6HQ14M and NB7HQ14M 1:4 f ... read more

Cadence Software Validated on STARC QA Database 

February 1, 2010 -- Cadence Design Systems, Inc. and the Semiconductor Technology and Academic Research Center (STARC) have been collaborating to leverage STARC's regression suites to ensure the high quality of electronic design au ... read more

Sigrity Introduces Electrical and Thermal Co-Simulation Tool 

February 1, 2010 -- Sigrity, Inc. has announced PowerDC Thermal, new software that works in concert with the company’s popular PowerDC Electrical simulation software to create the only integrated thermal/ electrical analysis environment f ... read more

Synfora Extends Support for C++ in PICO High-Level Synthesis Tool 

February 1, 2010 -- Synfora, Inc. has released version 9.04 of its PICO Extreme and PICO Extreme FPGA C synthesis tools with enhanced support for C++ language constructs and new support for additional FPGA devices. The PICO Extreme produc ... read more

Agnisys Announces Support for OVM Register Package in IDesignSpec 

February 1, 2010 -- Agnisys Technology Pvt., Ltd. has announced the immediate availability of IDesignSpec with support for the Mentor Graphics Corp. OVM Register Package. With IDesignSpec, users can describe the entire register map ... read more

Actel Announces Compliance with Quality Management Standards SAE/AS9100 and ISO 9001 

February 1, 2010 -- Actel Corp. has established ongoing compliance with both the rigorous SAE/ AS9100 Aerospace Certification and the prestigious ISO 9001:2000 quality standards. These milestones demonstrate Actel's ongoing commitment to ... read more

Agilent Technologies Announces NXP Semiconductors' Design Kit for RF Small-Signal Products 

February 1, 2010 -- Agilent Technologies, Inc. has announced the availability of an NXP Semiconductors’ design kit for RF small-signal products within its Advanced Design System (ADS). The design kit provides NXP’s customers with e ... read more

OCP-IP Delivers More OSCI TLM 2.0 Compatibility in Advanced SystemC TLM Kit 

February 1, 2010 -- OCP International Partnership (OCP-IP) has announced the availability of version 2.2x2.1 of the OCP Modeling Kit. The new version is compatible with OSCI’s TLM 2.0.1, the most recent version of TLM 2. The work by OCP-I ... read more

STARC Collaborates with Atrenta on EDA Tool Quality Management System 

February 1, 2010 -- The Semiconductor Technology Academic Research Center (STARC) and Atrenta, Inc. have announced a collaboration to develop an EDA Tool Quality Management System. This system is based on a QA Data Base provided by ... read more

Mindspeed 3G/4G/LTE Baseband Solution Deploys CEVA DSP Processor 

January 28, 2010 -- Mindspeed Technologies, Inc., a supplier of semiconductor solutions for network infrastructure applications and CEVA, Inc. announced today that CEVA's proven, high-performance CEVA-X1641 DSP for wireless infrast ... read more

Berkeley Design and Solido Design Accelerate Nanometer IC-Variation Analysis 

January 26, 2010 -- Berkeley Design Automation, Inc. and Solido Design Automation, Inc. today announced a validated flow for rapid reduction in variation risk in nanometer designs at the transistor level. Driven by demand by a lead ... read more

Lauterbach and Discretix Announce Alliance to Provide Secure Chip Debug Capability 

January 26, 2010 -- Discretix Technologies, Ltd. and Lauterbach today announced a technology alliance that leverages the power of Lauterbach's Trace32 PowerTools and the security of Discretix' Secure JTAG (SJTAG) Debug Module. Thro ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.96875