Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
8-pin Microcontroller Features 3.5kBytes of Self-Programmable Flash Memory 

January 25, 2010 -- Microchip Technology, Inc. today announced a new member of its 8- and 14-pin PIC16F61X 8-bit PIC microcontroller (MCU) family, targeting cost-effective general-purpose applications. The PIC12F617 MCU features 3.5kBytes ... read more

ARM-Based Processors to Overtake x86 in Ultra-Mobile Devices in 2013 

January 25, 2010 -- While an estimated 90% of ultra-mobile devices (UMDs) shipped in 2009 were based on an x86 processor architecture, the introduction of ARM-based systems introduces greater choice and differentiation for system vendors. Accord ... read more

NXP and Intrinsic-ID Collaborate On Chip Security 

January 25, 2010 -- NXP Semiconductors and Intrinsic-ID, an emerging semiconductor intellectual property (IP) and services provider, have announced a collaborative agreement to license and deploy a hardware intrinsic security (HIS) ... read more

Toshiba Information Systems Standardizes on VMM-LP Low-Power Verification Methodology 

January 25, 2010 -- Synopsys, Inc. today announced that Toshiba Information Systems (Japan) has standardized on the Verification Methodology Manual for Low Power (VMM-LP) to verify its low-power chip designs. Incorporating industry best p ... read more

National Semiconductor's WEBENCH Power Architect Accelerates Design of Multi-Output DC-DC Power Supplies 

January 25, 2010 -- National Semiconductor Corp. expanded its WEBENCH Designer tools with the introduction of WEBENCH Power Architect which lets engineers rapidly create, model and implement multiple-output, high-performance DC-DC power s ... read more

Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies 

January 25, 2010 -- Synopsys, Inc. today announced the availability of high-quality DesignWare® High-Definition Multimedia Interface (HDMI) 1.4 transmitter (Tx) and receiver (Rx) digital controllers and PHY IP solutions that are compliant ... read more

Ukalta Engineering Introduces FPGA-Based Fading-Channel Simulators 

January 20, 2010 -- Ukalta Engineering Corp. today introduced its line of FPGA-based fading-channel simulators. Available as ultra-compact IP cores, wireless developers can now rapidly and easily validate the performance of their communic ... read more

Coronis Chooses the Cortus APS3 CPU Next-Generation System-on-Chip 

January 20, 2010 -- Coronis, a global designer and developer of OEM wireless solutions for ultra-low-power (ULP) and long-range sensor/ actuator monitoring networks, has announced the selection and the successful integration of the Cortus APS3 C ... read more

Actel's Low-Power FPGAs Fly On Boeing's 787 Dreamliner 

January 20, 2010 -- Actel Corp. today announced that its low-power ProASIC3 and ProASICPLUS FPGA families have been designed into flight-critical applications on the new Boeing 787 Dreamliner commercial airliner. Flight computers, cockpit ... read more

ATopTech's Aprisa Physical Design Solution Qualified by TSMC for 40-nm Designs 

January 19, 2010 -- ATopTech, Inc. today announced that Aprisa, the company’s physical design solution, has been qualified for TSMC’s 40-nm technology node, meeting the foundry’s requirements of placement, routing and transparent half-nod ... read more

Real Intent Releases Ascent Lint Version 1.2 Offering New Rule Support with Low-Noise and High-Performance Linting 

January 19, 2010 -- Real Intent, Inc. announced today that it is shipping Ascent Lint Version 1.2. Ascent Lint is the next-generation lint tool in the Ascent early functional-verification family of products. It performs syntax and semanti ... read more

TI's New C2000 controlSUITE Provides Comprehensive Development Package for Real-Time Control Applications 

January 19, 2010 -- Texas Instruments, Inc. (TI) today announced controlSUITE software for its TMS320C2000 microcontrollers (MCUs) that enable real-time control applications. controlSUITE software delivers the content and content manageme ... read more

X-FAB Announces Foundry Process Optimized for High-Speed Optoelectronic Applications 

January 19, 2010 -- X-FAB Silicon Foundries AG has expanded its 0.35-µm technology offerings with the first foundry technology optimized for Blu-ray and high-speed optical data communication applications. Dubbed XO035, the new 0.35-µm pro ... read more

Magma Announces Dates and Locations for Worldwide MUSIC User Conferences 

January 19, 2010 -- Magma Design Automation, Inc. today announced dates and locations for the 2010 Magma Users Summit on Integrated Circuits (MUSIC) user conferences. MUSIC Silicon Valley will be conducted at the Doubletree Hotel in San J ... read more

DDC-I Announces Deos Real-Time OS Support for AMCC PowerPC 440 Core 

January 19, 2010 -- DDC-I, Inc. announced today that it will make its Deos safety-critical real-time operating system and OpenArbor development tool suite available for applications using AMCC’s (now AppliedMicro) PowerPC 440 core. Deos a ... read more

Cycleo to Partner with Japan's leading IP Distributor, Spinnaker Systems 

January 19, 2010 -- Cycleo, a provider of semiconductor IP targeting wireless long range applications has appointed Spinnaker Systems, Inc. as its distributor in Japan. Spinnaker will be responsible for sales and front line support ... read more

Calypto Broadens Power Optimization Family with New PowerAdviser Flow 

January 19, 2010 -- Calypto Design Systems, Inc. today announced a new PowerAdviser Flow that enables designers to deliver the most power-optimized SOC designs possible. Using sequential design information generated by Calypto’s PowerPro ... read more

PICO High-Level Synthesis Platform Produces Quality of Results Comparable to Hand-Coded RTL 

January 19, 2010 -- The PICO high-level synthesis platform from Synfora, Inc. has achieved certification in Berkeley Design Technology, Inc.'s (BDTI's) new High-Level Synthesis Tool Certification Program. An FPGA-based implementation of a ... read more

Solido Opens Spice-based Variation Designer Platform for Additional Third-party Integration 

January 19, 2010 -- Solido Design Automation, Inc. has opened up its Variation Designer platform for integration into third-party simulators and design environments. Variation Designer, introduced to the market in January 2009, is at trul ... read more

EDA Consortium Reports Industry Revenue Down in Third Quarter 2009  Featured

January 14, 2010 -- The EDA Consortium (EDAC) (EDAC) Market Statistics Service (MSS) today announced that the EDA industry revenue for Q3 2009 is $1,167.9 million, a 3.8% sequential increase from Q2. On a Q3/Q3 basis, EDA industry revenue ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.84375