Page loading . . .

  
 Category: News: News Archive 2010: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
Ricoh Achieves Full Test Coverage With Ultra-Low Pin Count Using Mentor Graphics Tessent TestKompress 

August 23, 2010 -- Mentor Graphics Corp. today announced that Ricoh Company, Ltd. has employed the Tessent solution for an RF product currently under development to achieve full coverage in final IC testing using only three I/O pins. In a ... read more

STARC, Calypto and Virage Logic Break New Ground With Industry's Lowest Power Design Flow 

August 24, 2010 -- Calypto Design Systems, Inc. today announced its collaboration with Virage Logic Corp. and the Semiconductor Technology Academic Research Center (STARC) to dramatically reduce on-chip SOC power. Extending its ong ... read more

Synopsys Announces Immediate Availability of DesignWare MIPI M-PHY IP in 40-nm Process Technology 

August 24, 2010 -- Synopsys, Inc. today announced immediate availability of the DesignWare MIPI M-PHY IP for next-generation high-speed interfaces based on the newly ratified MIPI Alliance M-PHY specification. With this latest addition to ... read more

Magma's Titan Qualified for TowerJazz Reference Flow 

August 24, 2010 -- Magma Design Automation, Inc. today announced TowerJazz has qualified the Titan mixed-signal design platform for TowerJazz's Power Management Analog/ Mixed-Signal (AMS) reference flow and process design kits (iPD ... read more

OCP-IP Provides Virtual Platform Leveraging Advanced OCP SystemC TLM Modeling Kit 

August 23, 2010 -- The OCP International Partnership (OCP-IP) and CircuitSutra, along with Imperas, today announced the availability of a Virtual Platform Demo created utilizing OCP-IP's advanced Modeling Kit. This example platform acts a ... read more

TI Announces Free Windows CE 6.0 R3 Board Support Packages for OMAP-L1x and Sitara AM1x Devices 

August 24, 2010 -- Texas Instruments, Inc. (TI) has introduced Microsoft Windows Embedded CE 6.0 R3 board support packages (BSPs) for OMAP-L1x floating-point DSP+ARM9 processors, AM1x ARM9 microprocessor units (MPUs) and associated evalua ... read more

VSN Systemen Selects Octasic's Vocallo MGW for Multimedia Application Portfolio 

August 24, 2010 -- Octasic, Inc. today announced that its DSP platform has been chosen by VSN Systemen, a telecom hardware and software developer, to power the media processing unit (MPU) of its newly launched OpenTSP NG portfolio. Octasi ... read more

Winbond Adopts SpringSoft Laker Layout and Routing Systems for Design of High-Performance, Low-Power Memory Chips 

August 24, 2010 -- SpringSoft, Inc. today announced that Winbond Electronics Corp., a leading global supplier of semiconductor memory solutions headquartered in Taichung, Taiwan, has adopted the Laker Custom Layout Automation System inclu ... read more

DapTechnology's 1394b FireLink Extended IP Boosts Download Performance on Ampex MiniR700 Solid State Data Recorder 

August 23, 2010 -- DapTechnology B.V. announced today that Ampex Data Systems Corp. has deployed the DapTechnology FireLink Extended1394b Link Layer Controller IP Core within its MiniR Solid State Data Recorder line. FireLink Extended, i ... read more

Magma Announces Quartz iPOP Initiative 

August 23, 2010 -- Magma Design Automation, Inc. today launched Quartz iPOP, the "improved Productivity, Operability and Performance" initiative to facilitate designers' adoption of the Quartz DRC and Quartz LVS software for designs targe ... read more

HDL Design House Announces HVT M25PX VITAL Behavioral Model 

August 23, 2010 -- HDL Design House has announced the VITAL HVT M25PX behavioral simulation model for Numonyx M25PX16, a 16-Mbit (2Mbitx8) serial Flash memory, with advanced write protection mechanisms, accessed by a high speed SPI-compat ... read more

Intilop Announces Acceptance of TCP/IP Off-Load Engine Silicon IP By a Major Financial Institution 

August 23, 2010 -- Intilop, Inc. today announced full acceptance by a major financial institution of its 1-Gbit TCP/IP Off-Load Engine (TOE) that Intilop says delivers the highest throughput and least latency in the industry. The 1-Gbit E ... read more

MEMSIC Introduces Low-Drift MEMS Vertical Gyro 

August 24, 2010 -- MEMSIC, Inc. today announced its next-generation family of high-performance MEMS inertial systems. The VG800 vertical gyro is the first release in this new series of low-drift IMU products that challenge the price and a ... read more

ChipWrights Adds Major Enhancements to Linux Application Development Kit for IPTV Set-Top Boxes and IP Cameras 

August 18, 2010 -- ChipWrights, Inc.'s new Linux application development kit for the CW5631 system-on-chip provides the components to develop low-cost IPTV set-top boxes and IP cameras and significantly improve time to market. The kit, b ... read more

KPIT Cummins Becomes Authorized Tensilica SOC Design Center 

August 17, 2010 -- Tensilica, Inc. today announced that KPIT Cummins has joined Tensilica's Xtensions partner network and become an authorized design center. As a Tensilica Xtensions partner, KPIT Cummins will extend its capabilities to s ... read more

Rambus and NVIDIA Sign Patent License Agreement 

August 16, 2010 -- Rambus, Inc. and NVIDIA Corp. have signed a patent license agreement related to certain memory controllers. Under the agreement, Rambus has granted NVIDIA a patent license for certain memory controllers at a 1% r ... read more

Lyric Semiconductor Launches New Kind of Computing with Probability Processing Circuits  Featured

August 17, 2010 -- Lyric Semiconductor, Inc. a DARPA- and venture-funded MIT spin-out, today emerged from stealth mode to launch a new technology called probability processing. With over a decade of development at MIT and at Lyric Semico ... read more

ONFI Introduces New 2.3 Specification with ECC Off-Load Functionality 

August 16, 2010 -- The Open NAND Flash Interface (ONFI) Working Group, has introduced its new ONFI 2.3 specification, which includes the EZ-NAND protocol. EZ-NAND, which stands for error correction code (ECC) Zero NAND, was designed to re ... read more

Silicon Labs and Beceem Communications Partner on WiMAX VoIP Gateway Reference Design 

August 16, 2010 -- Silicon Laboratories, Inc. has partnered with Beceem Communications, Inc. to deliver a voice over IP (VoIP) broadband gateway reference design for 4G-WiMAX service providers. The WiMAX VoIP gateway ref ... read more

Dini Group's DN2076k10 Emulates Up to 37 Million ASIC Gates for High-Speed Prototyping 

August 16, 2010 -- The Dini Group, Inc. has introduced the DN2076k10 featuring seven Xilinx, Virtex-6 FPGAs. This complete logic prototyping system can emulate up to 37 million ASIC gates at clock speeds to 700MHz. The board is designed b ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  3.296875