Page loading . . .

  
 Category: News: News Archive 2010: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1638 Entries)
Kozio Introduces 30-Day Free Trial of kDiagnostics for Users of Blaze Mobile Development Platform 

August 3, 2010 -- Kozio, Inc. today announced that it has made available a 30-day free trial of its kDiagnostics Design Suite for the Blaze Mobile Development Platform (MDP). This free trial is available now, and can be downloaded directl ... read more

SMIC 65-nm Technology Successfully Moves to Volume Production 

August 3, 2010 -- The Semiconductor Manufacturing International Corp. (SMIC) announced today that its low-leakage 65-nm technology, implemented at SMIC's 300-mm facility in Beijing, has successfully moved to the volume production stage. T ... read more

MoSys, Radiocomp and GDA Technologies Partner to Deliver CPRI and OBSAI Compliant Wireless SerDes IP Solution 

August 4, 2010 -- MoSys, Inc. has partnered with Radiocomp and GDA Technologies to deliver a complete end-to-end connectivity solution focusing on the 3GPP long term evolution (LTE) and 4G cellular base station component market. MoSys is ... read more

NI Extends LabVIEW FPGA and C Series I/O with New High-Channel-Count Expansion Chassis 

August 4, 2010 -- National Instruments Corp. today announced the NI 9157 and NI 9159 MXI-Express RIO chassis and NI 9148 Ethernet RIO chassis, which in addition to the existing NI 9144 EtherCAT chassis, extend the company's offering of hi ... read more

Cadence Aligns Workforce to Deliver On EDA360 Vision 

August 5, 2010 -- Cadence Design Systems, Inc. announced today that it will align product development to deliver on the vision. The company will line up research and development (R&D) around the three core tenets of the vision: System Rea ... read more

Synopsys Custom Design Tools Enable Creative Chips to Achieve First-pass Silicon Success 

August 5, 2010 -- Synopsys, Inc. today announced that Creative Chips, a mixed-signal semiconductor IC provider, has taped out its most complex mixed-signal chip to date using Synopsys' Galaxy© Implementation Platform. The 180-nm CMOS ... read more

TSMC Uses Magma's Quartz Physical Verification Software on Complex 28-nm Product-Qualification Vehicle Test Chip 

August 5, 2010 -- Magma Design Automation, Inc. announced today that TSMC used Quartz DRC for physical verification of its 28-nm product-qualification vehicle (PQV) test chip. PQVs are representative of design data customers will use in p ... read more

TSMC Selects Anova's Software in Its Reference Flow 11.0 for Full-Chip Statistical Leakage-Power Analysis 

August 4, 2010 -- Anova Solutions, Inc. today announced that its full-chip statistical leakage-power analysis software, has been validated by TSMC’s Reference Flow 11.0. The software provides multi-million gates system-on-chip (SOC) desig ... read more

Semtech and Microchip Collaborate On Reference Design for Secure, Multi-Band Wireless Keyless Entry Systems 

August 4, 2010 -- Semtech Corp. and Microchip Technology, Inc. today announced the availability of a reference design that provides a turnkey platform for highly secure, low-power, multi-band wireless remote keyless entry (RKE) sys ... read more

Wind River Joins Open Screen Project to Deliver Seamless Web Experience Across Connected Devices 

August 4, 2010 -- Wind River today announced it is building on its collaboration with Adobe by participating in the Open Screen Project and becoming a worldwide scaling partner to bring the Adobe Flash Platform to Internet-enabled devices ... read more

SpringSoft Validates Full Interoperability of Custom Chip Design Solutions with STARC 90nm iPDK 

August 2, 2010 -- SpringSoft, Inc. is among the first to complete the validation of the Semiconductor Technology Academic Research Center's (STARC) 90-nm mixed-signal reference iPDK with the SpringSoft Laker Custom Layout Automatio ... read more

AWR Releases Microwave Office 2010 Featuring Nonlinear Behavioral Modeling Support 

August 2, 2010 -- AWR Corp. has announced the commercial release/ availability of its 2010 Microwave Office (MWO) design suite. The 2010 release offers new functionality and tools to increase productivity for high-frequency monolithic mic ... read more

Tektronix Adds One-Button Conformance Test to MIPI D-PHY Solutions 

July 30, 2010 -- Tektronix, Inc. has announced continued expansion of its support for MIPI (Mobile Industry Processor Interface) standards with the release of Option D-PHYTX on the TekExpress platform which offers the industry's first sim ... read more

Northwest Logic Verifies Compatibility of Its IP Cores with Aldec RTL Simulators 

August 2, 2010 -- Northwest Logic and Aldec, Inc. have verified full compatibility between Northwest Logic’s intellectual property (IP) Cores and Aldec’s RTL Simulators. Northwest Logic is a provider of high-performance IP Cores, i ... read more

ANSYS Releases Ansoft Designer 6.0 with Solver on Demand Technology Integrating HFSS and HSpice 

July 29, 2010 -- With Ansoft Designer 6.0’s new Solver on Demand technology from ANSYS, Inc., electronic design engineers can now quickly and accurately analyze signal-integrity, power-integrity and electromagnetic-interference (EMI) prob ... read more

Innopower Accelerates SOC Performance with 1.2GHz in 55nm 

July 29, 2010 -- Innopower Technology Corp., a wholly owned subsidiary of Faraday Technology Corp. today announced the ability of its high-speed cell library (UHS-Lib) and SRAM (UHS-SRAM) to accelerate the processor performance with over ... read more

IP Cores Announces a MACsec Security Processor IP Core 

July 29, 2010 -- IP Cores, Inc. has announced the first core of its new high-speed MACsec security processor family. The new MSP1 core contains a complete implementation of the MACsec security protocol as defined by the IEEE 802.1 standa ... read more

New-Generation Microprocessor from STMicroelectronics Targets High-Performance Connectivity and Embedded Applications 

July 29, 2010 -- STMicroelectronics today introduced the first embedded microprocessor that couples two ARM Cortex-A9 cores with a DDR3 memory interface. Manufactured in ST’s low-power 55-nm HCMOS (high-speed CMOS) process technology, the ... read more

Rambus Introduces High-Performance DDR3 Memory Controller Interface Solution for Consumer Electronics 

July 28, 2010 -- Rambus, Inc. has announced a high-performance, low-cost DDR3 memory controller interface solution tailored for consumer electronics. Rambus' DDR3 solution is the first to demonstrate operation in working silicon at a data ... read more

Synopsys First to Deliver High-Performance Audio IP in 40-nm and 55-nm Process Technologies 

July 28, 2010 -- Synopsys, Inc. today announced the addition of the DesignWare® 96-dB Hi-Fi Audio IP in the 40-nm and 55-nm process technologies to its broad portfolio of high-quality audio IP solutions. Synopsys is the first IP provider ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.96875