Page loading . . .

  
 Category: News: News Archive 2010: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
Cadence and ARM Collaborate to Create ARM-Optimized System Realization Solution 

July 21, 2010 -- Cadence Design Systems, Inc. today announced a broadening of its existing collaboration with ARM to develop an optimized system realization solution for ARM processors that will enable an end-to-end flow including ... read more

New Microchip Development Board Makes It Easy and Cost-Effective to Design with 16-bit Microcontrollers and DSCs 

July 21, 2010 -- Microchip Technology, Inc. today announced the Microstick for dsPIC33F and PIC24H development board, which provides a complete, low-cost solution for designing with Microchip’s 16-bit PIC24H microcontrollers and dsPIC33F ... read more

ARM and TSMC Sign Long-Term Strategic Agreement Enabling Processor and Physical IP Optimization on TSMC's Advanced Nodes 

July 20, 2010 -- ARM and TSMC (Taiwan Semiconductor Manufacturing Company) have jointly announced a long-term agreement that provides TSMC with access to a broad range of ARM processors and enables the development of ARM physical I ... read more

EnSilica's eSi-RISC Embedded Processors Validated for Mentor Graphics' Precision Synthesis FPGA Design Flow 

July 21, 2010 -- EnSilica, Ltd. has become a partner for Mentor Graphics Corp.'s Precise-IP vendor-independent FPGA IP platform. As a result, EnSilica's range of embedded processor cores and eSi-Comms library of communications IP ... read more

MOSAID Signs New Patent License Agreement with Nanya Technology 

July 20, 2010 -- MOSAID Technologies, Inc. has signed a seven year, royalty bearing patent portfolio license agreement with Corp. of Taiwan. The new agreement grants Nanya a license under MOSAID's memory patents for all DRAM and other sem ... read more

TAOS and QuickLogic Collaborate to Deliver TV-Quality Viewing and Long Battery Life to Mobile Devices 

July 20, 2010 -- Texas Advanced Optoelectronic Solutions, Inc. (TAOS) and QuickLogic Corp. announced today that QuickLogic has verified and approved the TAOS TSL25711FN digital ambient light sensor (ALS) for use with QuickLogic’s ... read more

XJTAG Supports Micron Phase Change Memory with JTAG Test Tools 

July 20, 2010 -- XJTAG today announced that it is the first to provide support for Micron Omneo phase change memory (PCM). PCM enables enhanced system performance, and is programmed in-situ after the board is assembled. XJTAG, ... read more

Nextreme Expands Engineering Consulting Services for Thermal and Power Management 

July 20, 2010 -- Nextreme Thermal Solutions, Inc. has expanded its services offerings to include materials evaluation and characterization services. Equipped with a full range of thermal modeling, design and engineering consulting service ... read more

Kaben Wireless Silicon Releases High-Performance Programmable VCXO for Timing Applications 

July 19, 2010 -- Kaben Wireless Silicon, Inc. announced today that it has successfully produced a VCXO for the timing market in the IBM 7WL process. The VCXO utilizes Kaben's patented delta-sigma-based, Fractional-N synthesis techniques t ... read more

Microchip and Cymbet Release Energy-Harvesting Application Development Kit Using eXtreme Low-Power MCUs 

July 19, 2010 -- Microchip Technology, Inc. has partnered with Cymbet Corp. to provide the customizable XLP 16-bit Energy Harvesting Development Kit. This kit includes a modular development board populated with the PIC24F16KA102 microcont ... read more

Cadence Develops Die Model Enabling Comprehensive Chip-Package Co-Design Solution with Fujitsu 

July 20, 2010 -- Cadence Design Systems, Inc. today announced that, with the assistance of Fujitsu Semiconductor, Ltd. and Fujitsu VLSI, Ltd., Cadence has developed a standardized die model that provides ASIC and microcontroller (MCU) des ... read more

Chelsio Communications Licenses Tensilica's Xtensa LX Customizable Dataplane Processor Core for 10-Gbit Ethernet 

July 20, 2010 -- Tensilica, Inc. today announced that Chelsio Communications, Inc. has licensed the Xtensa LX customizable DPU (dataplane processor) for its next-generation 10-Gbit Ethernet Terminator ASIC. Chelsio has used Tensilica's Xt ... read more

Faraday Introduces FA726TE 1-GHz ARM v5-Compliant Processor 

July 20, 2010 -- Faraday Technology Corp. today announced its highest-performance ARM v5 instruction set architecture-compliant processor, the FA726TE. This generic 32-bit RISC CPU is specially designed to target the performance-intensive ... read more

Fujitsu Adopts Cadence Chip-Planning Technology 

July 20, 2010 -- Cadence Design Systems, Inc. today announced that Fujitsu Semiconductor, Ltd. has adopted Cadence chip planning technology for its design teams while incorporating the technology into its own Web site for customers. The c ... read more

Actel's RTAX-DSP FPGAs Achieve MIL-STD-883 Class B Qualification 

July 19, 2010 -- Actel Corp. today announced that its radiation-tolerant RTAX-DSP FPGAs have completed qualification in accordance with the military and aerospace industry standard MIL-STD-883 Class B specification. RTAX-DSP F ... read more

Hitachi Raises System-Level Simulation Performance 100X with Cadence Palladium Transaction-Based Acceleration 

July 19, 2010 -- Cadence Design Systems, Inc. today announced that engineers at Hitachi, Ltd. successfully implemented a new system-level verification environment for Ethernet routing/ switching products using the Cadence Incisive Palladi ... read more

Hitachi Achieves 10,000X Performance Boost Using Cadence Technology to Verify Complex Design 

July 19, 2010 -- Cadence Design Systems, Inc. today announced that Hitachi, Ltd. established a complex and high-quality functional-verification environment with a 10,000 times performance boost by using Cadence high-level synthesis and fu ... read more

Xilinx Launches High-Density, Rad-Hard Reconfigurable FPGA for Space Applications 

July 19, 2010 -- Xilinx, Inc. today launched a high-density, rad-hard reconfigurable FPGA for withstanding radiation environments encountered by applications ranging from low earth-orbiting satellites to systems supporting inter-planetary missio ... read more

Lattice Expands Reference Design Portfolio for MachXO and ispMACH 4000ZE PLDs 

July 19, 2010 -- Lattice Semiconductor Corp. has released more than 90 reference designs optimized for the MachXO and ispMACH 4000ZE PLDs. The reference designs enable the quick and efficient design and deployment of commonly used functio ... read more

Actel's CoreFIR v4.0 Delivers Configurable Digital Filter Generation for RTAX-DSP with On-Chip Math Blocks 

July 19, 2010 -- Actel Corp. today announced v4.0, leveraging the embedded radiation-tolerant multiply-accumulate blocks provided in Actel's recently qualified RTAX-DSP FPGAs. RTAX-DSP FPGAs integrate radiation-tolerant math blocks with t ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.984375