Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
CoreFFT v4.0 Now Available for Actel's RTAX-DSP FPGAs 

July 19, 2010 -- Actel Corp. today announced CoreFFT v4.0, an intellectual property (IP) core providing fast Fourier transform (FFT) capabilities to DSP solutions in high reliability, radiation-tolerant spaceflight applications.

Actel's Radiation-Tolerant Flash-Based FPGAs Now Qualified for Spaceflight Systems 

July 19, 2010 -- Actel Corp. today announced the first fully qualified flash-based FPGAs for space flight applications. Actel's RT ProASIC3 family successfully passed the extensive testing required for MIL-STD-883 Class B qualification.< ... read more

ASSET InterTech and IPextreme Collaborate to Enable ScanWorks as an IEEE 1149.7 Test Solution 

July 14, 2010 -- ASSET InterTech, Inc. will integrate test adapter intellectual property (IP) from IPextreme, Inc. into its ScanWorks platform for embedded instruments to enable chip and circuit board tests under the new IEEE 1149. ... read more

TowerJazz Licenses Kilopass' One-Time Programmable Non-Volatile Memory IP 

July 15, 2010 -- TowerJazz and Kilopass Technology, Inc. today announced that TowerJazz has licensed Kilopass’ one-time programmable (OTP) memory intellectual property (IP) for its 0.13-µm CMOS process. Kilopass XPM OTP technology ... read more

Tabula Builds New Sales Rep Organization 

July 16, 2010 -- Tabula, Inc., developer of the ABAX family of 3-D programmable logic devices (3PLDs), today announced that it has partnered with seven sales representative firms to support the company's ABAX market strategy across the Un ... read more

Silicon Laboratories Introduces Online Clock Tree Design Service 

July 14, 2010 -- Silicon Laboratories, Inc. today announced an online Clock Tree Design Service that gives designers quick access to Silicon Labs' applications engineering team to provide custom timing architecture proposals that simplify ... read more

Dolphin Integration and Infolytica Enable Mechatronic System Simulation Using MagNet and MotorSolve coupled with SMASH 

July 16, 2010 -- Dolphin Integration and Infolytica, Ltd. announced today that their solutions for mixed-signal simulation and electromagnetic field simulation can now work together to perform powerful mechatronic system simulation ... read more

Casio Cuts Design Cycle Time and Improves Quality Using Cadence Front-End Technologies 

July 15, 2010 -- Cadence Design Systems, Inc. today announced that Casio Computer Co. has adopted Cadence front-end system, design, and verification technologies to develop a system LSI for digital cameras. Casio reported reduced design c ... read more

Cadence QRC Extraction Adopted by STMicroelectronics for 40-nm Analog/ Mixed-Signal Design 

July 15, 2010 -- Cadence Design Systems, Inc. today announced that STMicroelectronics has standardized on Cadence for its 40-nm custom/ analog designs. A key component of the Cadence digital and analog/mixed-signal design flow, QRC Extrac ... read more

X-FAB Announces First 0.35-µm 100-V Pure-Play Foundry Technology; Shrinks Silicon Footprint of Existing Devices 

July 15, 2010 -- X-FAB Silicon Foundries AG today announced the industry’s first 100-V high-voltage 0.35-µm foundry process. It enables a new class of reliable, high-performing battery-monitoring and protection systems for lithium i ... read more

Syndiant Introduces Embeddable Display Controller ASIC for Pico Projectors 

July 16, 2010 -- Syndiant has introduced its SYA1022 display controller ASIC for industry-leading pico projectors using the company’s patented VueG8 LCOS display panels. The SYA1022 controller offers increased functionality, improved powe ... read more

GOEPEL Introduces New Low-Cost Boundary Scan Controller for PCI Express 

July 15, 2010 -- GOEPEL electronic GmbH has introduced the ScanBooster/PCIe-DT, a new high-performance, and low-cost boundary scan controller, as an addition to the company’s ScanBooster product line. The new boundary scan controller is c ... read more

Cypress and Future Electronics Jointly Develop Low-Cost PSoC 3 Development Board 

July 13, 2010 -- Cypress Semiconductor Corp. and Future Electronics today introduced a low-cost development board demonstrating the ease-of-use of Cypress’s new PSoC 3 architecture. The Future Electronics PSoC 3 Development Board s ... read more

Wind River Helps Overcome Hurdles in Software Testing to Speed Android Device Development 

July 13, 2010 -- Wind River today announced the immediate availability of Wind River Framework for Automated Software Testing (FAST) for Android, an automated software testing solution for Android-based devices. Wind River FAST can be cus ... read more

UMC Obtains Advanced Process Tools from Texas Instruments 

July 15, 2010 -- UMC (United Microelectronics Corp.) today announced it will further increase its production capacity with the purchase of numerous advanced 300-mm CMOS manufacturing tools. The tools will be bought from Texas Instruments ... read more

MoSys and Northwest Logic Offer Integrated PCI Express and DDR3 Solutions 

July 14, 2010 -- MoSys, Inc. and Northwest Logic are offering integrated PCI Express 2.0 and DDR3 solutions. The PCI Express 2.0 solution combines MoSys' PHY for PCI Express 2.0 and Northwest Logic's full-featured Expresso 2.0 Core ... read more

LynxOS-SE Supports ARM Cortex-A8 on a TI OMAP 3 for Secure Mobile Applications 

July 13, 2010 -- LynuxWorks, Inc. today announced that its LynxOS-SE operating system supports the ARM Cortex-A8 processor, with the first port on the Texas Instruments, Inc. OMAP 3 platform. Designed for portable and mobile applications, ... read more

Silicon Image Introduces New RAID IP Core Based on Production-Proven SteelVine Technology 

July 13, 2010 -- Silicon Image, Inc. today announced the availability of a new IP core based on its SteelVine Series 3 Core technology for SATA storage processors. The IP core is a low-cost solution supporting RAID0, RAID1 and JBOD for ... read more

Algotronix Announces XTS-AES IP Core for Storage Applications 

July 13, 2010 -- Algotronix, Ltd. has announced the availability of an core to meet the NIST SP800-38E recommendation published in January 2010 and the IEEE 1619-2007 standard. The IP core provides encryption for data storage applications ... read more

Avalon and AppliedMicro Enable Efficient 100G Muxponder Applications 

July 13, 2010 -- Avalon Microelectronics today announced the development of a 100G GMP adaptation application to interface with AppliedMicro's Yahara 10G Framer/ Mapper/ PHY device.

Yahara 10G Framer/ Mapper/ PHY device ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  3.46875