Page loading . . .

  
 Category: News: News Archive 2010: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
Mentor Announces Commercial Linux Platform for Freescale Processors Based on Power Architecture Technology 

June 22, 2010 -- Mentor Graphics Corp. today announced its commercial Mentor Embedded Linux platform supporting Freescale Semiconductor, Inc., resulting from the recent strategic alliance signed between Freescale and Mentor for embedded L ... read more

Wind River Adds Support for Microsoft Windows XP to Its Embedded Virtualization Offering 

June 21, 2010 -- Wind River Systems today announced support for Microsoft Windows XP as a guest operating system for Wind River Hypervisor on Intel-based platforms. Device and systems manufacturers can now run Windows XP simultaneously wi ... read more

Cadence Completes Acquisition of Denali  Featured

June 21, 2010 -- Cadence Design Systems, Inc. has successfully completed the acquisition of Inc. The completion of this transaction enables Cadence to accelerate its EDA360 execution and expands the company's solution portfolio to ... read more

EC Funds Green Cloud Services Project Investigating Use of ARM Architecture in Data Centers 

June 21, 2010 -- ARM today announced it is leading a Green Cloud Services project called EuroCloud, along with Nokia, IMEC, EPFL, and the University of Cyprus. The research project, which is funded by the European Commission FP7 Programme ... read more

Xilinx 7 Series FPGAs Slash Power Consumption by 50% and Reach 2 Million Logic Cells on Scalable Architecture  Featured

June 21, 2010 -- Xilinx, Inc. today announced the Xilinx 7 FPGA series, slashing total power consumption by 50% and offering industry-leading capacity of up to 2 million logic cells on a unified architecture that scales across low-cost to ... read more

Mentor Graphics Questa Functional Verification Platform Adopted by Mindtree 

June 21, 2010 -- Mentor Graphics Corp. today announced that Mindtree, Ltd. has become a part of the Questa Vanguard Program (QVP) and adopted an advanced verification flow based on Mentor's Questa functional verification platform a ... read more

Aldec Supports OVM and UVM in Riviera-PRO 

June 21, 2010 -- Aldec, Inc. has unveiled Riviera-PRO 2010.06, its latest verification platform which now supports the Open Verification Methodology (OVM) co-authored by Cadence Design Systems, Inc. and the early release of the next indus ... read more

Elpida, PTI, and UMC Partner on 3D IC Integration Development 

June 21, 2010 -- Elpida Memory, Inc., Powertech Technology, Inc. (PTI), and UMC (United Microelectronics Corp.) today announced their entry into a 3-way collaboration to advance 3D IC integration technologies for advanced processes ... read more

Xilinx Spartan-6 FPGA Support MECHATROLINK-III Interface for Low-cost, High-speed Factory Automation Networks 

June 18, 2010 -- Xilinx, Inc. announced today that its FPGAs would be the first in the industry to support the MECHATROLINK-III specification, an open motion field network communications standard established by the Iruma, Saitama Prefect ... read more

Carbon Design Systems Announces Performance, Power Analysis in TSMC Reference Flow 11.0 

June 21, 2010 -- Carbon Design Systems, Inc. today announced that TSMC added Carbon Model Studio and SoC Designer Plus to TSMC Reference Flow 11.0. The Carbon products used in Reference Flow 11.0 support performance and power analy ... read more

Concept Engineering Enhances Automatic Transistor-Level Schematic Generation Technology 

June 14, 2010 -- Concept Engineering GmbH has significantly improved the analog and mixed-signal (AMS) visualization capabilities for T-engine, the company’s core technology for automatic transistor-level schematic generation. The enhance ... read more

Agilent Technologies Offers Automatic IBIS-AMI Model-Generation Capability in an ESL Design Flow 

June 14, 2010 -- Agilent Technologies, Inc. today announced that its SystemVue Electronic System-Level (ESL) design software, version 2010.07, will automatically generate IBIS Algorithmic Modeling Interface (IBIS-AMI) models. IBIS-AMI, a ... read more

Altera Starts Production Shipments of Highest Density Member of Its Stratix IV FPGA Family 

June 14, 2010 -- Altera Corp. is shipping in production the highest density member of its 40-nm Stratix IV FPGA family. Featuring 820K logic elements (LEs), the Stratix IV E EP4SE820 device is ideally suited for a variety of high-end appl ... read more

Apache Chosen By Major CPU/GPU/APU Semiconductor Design Company as Global Supplier for Power Noise and Reliability Sign-Off Tools 

June 14, 2010 -- Apache Design Solutions, Inc. today announced that Advanced Micro Devices, Inc. has chosen Apache as it global supplier of power supply noise and reliability sign-off products. Through close collaboration on analysis and ... read more

ARM, IBM, Samsung, GlobalFoundries and Synopsys Announce Delivery of 32-/ 28-nm HKMG Vertically Optimized Design Platform 

June 14, 2010 -- ARM, IBM, Samsung Electronics, GlobalFoundries, and Synopsys, Inc. today announced the delivery of the industry’s first complete vertically optimized 32-/ 28-nm design platform. Demonstrating the strength of the collabora ... read more

CEA-Leti and DOCEA Power to Combine Expertise on 3D Integration, Thermal and Low-Power Design 

June 14, 2010 -- CEA-Leti and DOCEA Power announced today that they will combine their expertise in 3D silicon integration and thermal and low-power design. Under the terms of the common laboratory agreement, CEA-Leti will use EDA tools p ... read more

Mentor Graphics Provides Comprehensive Verification Support in TSMC AMS Reference Flow 1.0 

June 14, 2010 -- Mentor Graphics Corp. today announced corporate-wide support for TSMC's new Analog/ Mixed-Signal (AMS) Reference Flow 1.0, including analog IC simulation, physical and electrical verification, high-accuracy extract ... read more

Methodics Design Collaboration Platform Manages Project Data and Expedites the Delivery of IP Across the Enterprise 

June 14, 2010 -- Methodics LLC has introduced ProjectIC, an integrated, non-proprietary chip-centric collaboration platform to target such IC design issues as increasingly large file-sizes and counts, management of multiple DM repositorie ... read more

PrimeTime 2010 Scales Timing Analysis Beyond 500 Million Instances 

June 14, 2010 -- Synopsys, Inc. today unveiled new PrimeTime® HyperScale technology that enables static timing analysis (STA) to scale beyond 500 million instances. PrimeTime HyperScale technology provides design engineers the insight req ... read more

Sigma Design Leverages Magma's Tekton to Accelerate Runtime and Reduce Hardware Costs for Static Timing Analysis 

June 14, 2010 -- Magma Design Automation, Inc. today announced Sigma Designs, Inc. has adopted Tekton for its next-generation media processor SOCs. Sigma Designs selected Magma's new static timing analysis (STA) platform because it ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  3.4375