Page loading . . .

  
 Category: News: News Archive 2010: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1638 Entries)
Cyclic Design's Enhanced G14X BCH ECC IP Supports 64-bit Error Correction for NAND Flash Applications 

June 9, 2010 -- Cyclic Design, LLC has announced the availability of its G14X BCH ECC solution for NAND flash applications. The G14X IP is an extension of the G14 IP that enables correction of up to 64bits per ECC correction block. Compan ... read more

Bluespec High-Level Synthesis Toolset Selected by Fujitsu 

June 10, 2010 -- Bluespec, Inc. announced today that the Bluespec high-level synthesis toolset for development of system-on-chip (SOC) designs has been selected by Fujitsu, Ltd. It will be used for the research and design of many core pro ... read more

Imperas Releases Fast Models of PowerPC Processors Through Open Virtual Platforms (OVP) Initiative 

June 8, 2010 -- Imperas, Ltd. today announced the release of fast models of PowerPC processors. These models work with the OVP simulator, OVPsim, where they have shown exceptionally fast performance reaching over 1 billion MIPS. The model ... read more

Xylon Introduces Low-Volume IP Licensing Program for Xilinx FPGAs 

June 8, 2010 -- Xylon today announced the availability of logicBRICKS IP cores for Xilinx FPGAs through Xylon's new low-volume IP program. Primarily created for IP users that design Xilinx FPGA-based products for production volumes in the ... read more

X-FAB Announces 8-Inch MEMS Center for Advanced MEMS Production 

June 8, 2010 -- X-FAB Silicon Foundries AG will expand its foundry service to include 8-inch (200-mm) MEMS wafer processing. Moving to the larger wafer diameter and monolithic MEMS/ CMOS integration allows significant reductions in manu ... read more

Tensilica Expands Wireless Baseband Business Unit 

June 8, 2010 -- Tensilica, Inc. has expanded its baseband business unit and hired Eric F. Dewannain as vice president and general manager. Dewannain was previously general manager of the custom ASIC business unit at Texas Instruments, Inc ... read more

TI Introduces Two New 1-GHz AM37x Sitara ARM Cortex-A8 MPUs 

June 7, 2010 -- Developers can now benefit from enhanced system response time, improved boot times and increased battery life with two new Texas Instruments, Inc. Sitara microprocessor units (MPUs), the AM3715 and AM3703 processors, with ... read more

Mentor Graphics Announces Calibre xACT 3D for Fast and Accurate Extraction Using 3D Field Solver Technology 

June 8, 2010 -- Mentor Graphics Corp. today announced the Calibre xACT 3D product for high-performance parasitic RC extraction featuring the high accuracy of a deterministic field solver combined with the performance of traditional, rule- ... read more

Magma and SynTest Integrate DFT into RTL-to-GDSII Design Flow 

June 8, 2010 -- Magma Design Automation, Inc. today announced a collaborative effort with MagmaTies Partner SynTest Technologies, Inc., provider of design-for-test (DFT) solutions, to integrate SynTest DFT PRO Plus products into Ma ... read more

Hynix Licenses Apical's Imaging Cores for Next Image Sensor Products 

June 8, 2010 -- Apical, Ltd. and Hynix Semiconductor, Inc. have entered into a licensing agreement for the use of Apical's iridix and sinter image-processing IP cores in future Hynix image sensor products.

iridix provides sop ... read more

Chips&Media Adds VP8 On Its New BODA9 CODA9 

June 8, 2010 -- Chips&Media, Inc. today announced that it will include VP8 in its the latest video codec IP family, BODA9/ CODA9, high-performance 1080p 60fps HD video decoder IP cores with multi-format capabilities. By providing support ... read more

CAST 80251 Processor IP Core Runs Legacy and New Code Up to 24X Faster 

June 8, 2010 -- Electronic designers using the popular 8051 microcontroller can now apply their investment in 8051 knowledge and code to faster systems using the R80251XC IP core from semiconductor intellectual property (IP) provider CAST, Inc. ... read more

Calypto Makes Major Enhancements to RTL Power Optimization Products 

June 8, 2010 -- Calypto Design Systems, Inc. today announced the release of PowerPro 4.0, the latest version of the company's RTL power optimization product family. Providing major improvements to PowerPro CG, PowerPro MG and PowerPro Ana ... read more

Latest Release of Aldec's Riviera-PRO Supports OVM/UVM 

June 7, 2010 -- Aldec, Inc. Riviera-PRO 2010.06 RTL, gate and system-level simulator, to be released at the 47th DAC, supports OVM (Open Verification Methodology) and UVM (Universal Verification Methodology). In addition, Riviera-PRO supp ... read more

Evatronix Facilitates Evaluation of Its JPEG 2000 Encoder with Online Demo Application 

June 8, 2010 -- Evatronix SA has unvieled an online application that demonstrates the capabilities of the company's JPEG 2000 Encoder IP core. This free demo system is easily accessable through the Evatronix website. The application was ... read more

TSMC Extends Open Innovation Platform 

June 7, 2010 -- TSMC (Taiwan Semiconductor Manufacturing Company) today extended its Open Innovation Platform with another focus on system-level design, analog/ mixed-signal (AMS)/RF design and two-dimensional/three-dimensional integrate ... read more

Tiempo Unveils Timing-Driven Design Flow for Its Clockless Chip Design Technology 

June 7, 2010 -- Tiempo, a developer of clockless technology for the design of low-power ICs, today announced its ability to support the use of its asynchronous IP blocks with a true timing-driven design methodology using standard SDC form ... read more

Jasper Unviels New Data-Sharing Capabilities in ActiveDesign and JasperGold 

June 7, 2010 -- Jasper Design Automation has announced new versions of ActiveDesign and JasperGold with capabilities that bridge the divide between chip design and verification by sharing a common, persistent knowledge base.

Jasper ... read more

Xilinx Virtex-6 and Spartan-6 FPGA Connectivity Targeted Reference Designs Support PCI Express-Compliant Designs 

June 7, 2010 -- Xilinx, Inc. today announced that its Spartan-6 and Virtex-6 FPGA Connectivity Targeted Reference Designs are PCI Express-compliant, offering developers a comprehensive, real-world example to reference for their next high- ... read more

OneSpin Solutions Enhances 360 MV for Safe, Exhaustive 4-State Formal Analysis and Verification 

June 7, 2009 -- OneSpin Solutions GmbH has enhanced its flagship 360 MV to perform 4-state X-analysis and X-verification. This enhancement enables safe, exhaustive analysis of unknown, undefined, and "don’t care" signal values (X’s) and t ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.933594