Page loading . . .

  
 Category: News: News Archive 2010: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1630 Entries)
Calypto's SLEC 5.0 Release Includes New Formal Verification Technology for Complex Loop Handling 

June 7, 2010 -- Calypto Design Systems, Inc. today announced that its latest SLEC 5.0 release includes new technology for verifying deep, complex loop structures in ESL flows. SLEC is a comprehensive functional verification solution that ... read more

Infineon Adopts CEVA-TeakLite-III DSP for Future Mobile Phone and Modem Platforms 

June 7, 2010 -- CEVA, Inc. and Infineon Technologies today announced that they have extended their long-term strategic relationship to include the dual MAC, 32-bit CEVA-TeakLite-III DSP core for the future mobile phone and modem platform ... read more

Low-Cost Brevia Development Kit Accelerates Application Development for LatticeXP2 FPGA Family 

June 7, 2010 -- Lattice Semiconductor Corp. today announced the immediate availability of a new LatticeXP2 Brevia Development Kit and 28 new silicon-proven reference designs for developing high-volume, cost-sensitive, high-density applica ... read more

Cypress Introduces New Development Platform for PSoC 5 Programmable SOC Architecture with ARM Cortex-M3 Processor 

June 7, 2010 -- Cypress Semiconductor Corp. today introduced a new development platform for the PSoC 5 programmable system-on-chip architecture. The company unveiled two new design kits, a new version of the PSoC Creator Integrated Develo ... read more

Agilent Technologies Announces UMC Certification of GoldenGate Software 

June 7, 2010 -- Agilent Technologies, Inc. has announced that United Microelectronics Corp. (UMC) has certified Agilent’s GoldenGate RFIC simulator as part of UMC’s internal model-validation program. The addition of the GoldenGate RFIC si ... read more

Sidense Introduces Ultra-Low-Power NVM Memory 

June 7, 2010 -- Sidense Corp. today announced the introduction of the company’s ULP (Ultra-Low Power) one-time programmable (OTP) macro family. Like all Sidense OTP memory products, ULP macros are based on the Sidense's patented one-tran ... read more

Actel Delivers Free IP Cores Bundle and RTL Package Option with Standard Software Packages 

June 7, 2010 -- Actel Corp. is making it easier to create designs designs using the proven IP blocks in its portfolio by including free access to IP libraries in its Libero Gold edition and RTL-source IP libraries in its Libero Platinum e ... read more

Synopsys and IEEE-ISTO Launch Technical Advisory Board to Evolve Interconnect Modeling Standard 

June 7, 2010 -- Synopsys, Inc. today announced the open source availability of its widely used Interconnect Technology Format (ITF) for parasitic modeling and the formation of a technical advisory board (TAB) under the auspices of IEEE In ... read more

Avnet Memec and Actel Launch SmartFusion SpeedWay Workshops 

June 3, 2010 -- Avnet Memec, a division of Avnet Electronics Marketing Americas, has teamed with Actel Corp. to announce the launch of a 1-day SpeedWay Design Workshop focusing on the capabilities of the SmartFusion intelligent mix ... read more

DAC's Embedded/ SOC Enablement Day Focused on Embedded Processor-Based SOCs 

June 3, 2010 -- For the first time at the Design Automation Conference (DAC), Thursday is not an exhibit day. Instead, as part of DAC’s commitment to the design chain ecosystem, Thursday, June 17th, will include three sessions focused on ... read more

Synopsys Announces Synphony HLS Support for Xilinx Virtex-6 FPGAs 

June 3, 2010 -- Synopsys, Inc. today announced that its Synphony HLS (High Level Synthesis) product now includes optimized support for Xilinx Virtex-6 FPGAs. The high-level-synthesis flow provides Virtex-6 FPGA users with more automatic t ... read more

Aptina Delivers SOC Imaging Solution for 720P/30fps HD Video 

June 3, 2010 -- Aptina Imaging Corp. has announced the launch of the MT9M114 system-on-chip (SOC) 720P HD video-imaging solution running at 30 frames per second (fps). The new Aptina SOC has a 1/6-inch-optical format that enables low-pro ... read more

Management Day at 47th DAC: Decision-Making at the Intersection of Business and Technology 

June 3, 2010 -- Management Day at the 47th Design Automation Conference (DAC), will provide engineering and business managers with timely information to help them make decisions at the intersection of business and technology. Senior manag ... read more

Nangate Integrates OpenAccess Database for Library Creator Platform into LFoundry's LF150 PDK 

June 4, 2010 -- Nangate, Inc. and LFoundry today announced that Nangate has released an OpenAccess database integration module for the Nangate Library Creator Platform. The new module extends support for OpenAccess enabled EDA tool ... read more

Vennsa Technologies Unveils OnPoint Software to Automate Debugging, Error Localization 

June 3, 2010 -- Vennsa Technologies, Inc. today launched OnPoint, its verification tool for automated debugging. Vennsa’s OnPoint automates the manual root cause analysis performed by verification engineers once a functional failure occur ... read more

Synopsys Press Publishes "The Ten Commandments for Effective Standards" 

June 4, 2010 -- Synopsys, Inc., under the imprint of Synopsys Press, has published "The Ten Commandments for Effective Standards." The book, authored by Karen Bartleson, Senior Director of Community Marketing at Synopsys, shares the autho ... read more

Virage Logic Introduces New Sonic Focus PC Audio-Enrichment IP 

June 3, 2010 -- Virage Logic Corp. today announced that ASUSTeK Computer, Inc. of Taipei, Taiwan, has licensed Virage Logic's new Sonic Focus PC audio-enrichment IP. The entire line of Sonic Focus audio software, including the new Sonic F ... read more

Magillem and DOCEA Power Partner for a "Power Aware" Platform Description Based On 1685IP-XACT 

June 3, 2010 -- Magillem and DOCEA Power today announced they are joining their forces to work on a power-aware description using IEEE 1685IP-XACT.

Designers need to exchange power-related data and information in their platfo ... read more

Mentor Graphics Introduces Precision Rad-Tolerant Product for Advanced Radiation Effects Mitigation 

June 3, 2010 -- Mentor Graphics Corp. today announced its new Precision Rad-Tolerant FPGA design solution for aerospace and high-reliability applications. The product, developed with NASA's guidance, introduces a synthesis-based radiatio ... read more

MoSys and Sarance Partner to Deliver Complete 40 Gigabit and 100 Gigabit Ethernet and Interlaken Solutions 

June 3, 2010 -- MoSys, Inc. and Sarance Technologies, Inc. have partnered to deliver joint PHY plus Media Access Controller (MAC) solutions supporting 40-Gbit Ethernet, 100-Gbit Ethernet and Interlaken specifications. The 40/100-Gb ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.597  2.96875