Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Tuesday, May 21, 2013
Achieving First-Day Multicore SOC Software Success  
Publication: EE Times Embedded
Contributor: Carbon Design Systems, Inc.
 Printer friendly
 E-Mail Item URL

February 1, 2011 -- The past few years have seen a dramatic shift in how companies design and market their system-on-chip (SOC) offerings. Designs that used to contain large amounts of home-grown or internal intellectual property (IP) are becoming increasingly reliant upon pre-built blocks from third-party suppliers. It's not uncommon for a new SOC design to contain 80% to 90% of its content from outside suppliers.

This shift is forcing companies to rethink how their products are differentiated from competitive offerings. When the vast majority of the design is based upon components that can be used by anyone, how do you make your product stand out?

In response to this trend, companies are seeking differentiation in a few key areas, including architectural configuration, software features and time to market.

Architectural configuration is the process of assembling the SOC IP from disparate sources in such a way that the configuration options and over-all layout maximize the designer's goals that can range from faster throughput to lower power consumption to overall cost optimization.

Software features are probably the number one area of differentiation as the capabilities of the underlying hardware can only be exploited with properly written software at every level of abstraction.

Time-to-market is self-explanatory, the faster a product comes to market the easier time it will have gaining critical market share.

As a result of this shift, the design process from architectural analysis through software debug and hardware verification needs to take account of this new reality. Since there is a great deal that can be written about each of the three topics mentioned above, the remainder of this article will focus more on the second and third. It will show how design teams are achieving differentiation using software features and accelerating time-to-market.

By Bill Neifert. (Neifert is Chief Technology Officer and cofounder of Carbon Design Systems, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Embedded website.

Read more about
Carbon Design Systems, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, models, modeling, multicore processors, multi-core processors, Carbon Design Systems, EE Times Embedded,
599/33109 2/1/2011 1057 189


Designer's Mall
0.25



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.34375