Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 (354 Entries)
What is Power Line Communication?  by Cypress Semiconductor Corp. in EE Times Industrial Control Designline

August 17, 2011 -- Power Line Communication (PLC) is a communication technology that enables sending data over existing power cables. This means that, with just power cables running to an electronic device (for example) one can both power it up ... read more

Basics of Core-Based FPGA Design-Part 1: Core Types & Trade-Offs  by EE Times Embedded

August 17, 2011 -- The implementation of an embedded processor within an FPGA requires many of the same decisions and trade-offs required to implement a discrete processor design. Some of the factors influencing an embedded processor implementat ... read more

Cache-Coherence Verification  by Jasper Design Automation in EE Times EDA Designline

August 17, 2011 -- As consumers, we place many demands on our personal electronics, especially mobile devices. We want them to perform all sorts of tasks efficiently, accurately, and with minimal power consumption. Complex embedded SOCs have lar ... read more

Standardization in Software Tools Boosts Development of Next-Generation Applications  by EE Times MCU Designline

August 15, 2011 -- Industry is setting on standards for hardware components as well as for non-proprietary middleware: It saves time, money and workforce to work within well-known scopes. This also applies to the tools used for developing embedd ... read more

Distributed Video Coding (DVC): Challenges in Implementation and Practical Usage  by Wipro Technologies in Design & Reuse

August 15, 2011 -- The state-of-the-art video compression standards such as MPEG2, MPEG4, H.264, DivX and VC1 are suitable for applications such as broadcast and streaming video-on-demand. Typically encoder complexity is 5-10 times that of the d ... read more

Making Embedded Processing Development Easy-Part 2  by Texas Instruments, Inc. (TI) in EE Times MCU Designline

August 15, 2011 -- Welcome to a six-part series on making embedded processing development easy. We're on the second installment in a sequence created to introduce you to the fundamentals of embedded software design and considerations to aid with ... read more

EMI Scans Verify Chip Design and Accelerate Time-to-Market  by EE Times Automotive Designline

August 11, 2011 -- Automotive electronic systems are particularly sensitive to the electromagnetic emission profiles of the chips and printed circuit boards supplied by vendors. As a result, SAE (formerly the Society of Automotive Engineers) has ... read more

How Do I Reset My FPGA?  by Xilinx, Inc. in EE Times Programmable Logic Designline

August 10, 2011 -- In an FPGA design, a reset acts as a synchronization signal that sets all the storage elements to a known state. In a digital design, designers normally implement a global reset as an external pin to initialize the design on p ... read more

Realizing the Promise of Electrically-Aware Custom IC Design  by Cadence Design Systems, Inc. in Electronic Design Magazine

August 9, 2011 -- As silicon technology advances, a related increase in design complexity and uncertainty demands innovations in EDA solutions. The challenge for design teams is to improve productivity while differentiating their products. Uncer ... read more

Making Embedded Processing Development Easy-Part 1  by Texas Instruments, Inc. (TI) in EE Times MCU Designline

August 8, 2011 -- Welcome to a six-part series on making embedded processing development easy. Over the next six weeks, we'll introduce you to considerations to aid with embedded processor design. This series is derived from the expertise of emb ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.71875